

DATA CONVERSION PRODUCTS DATABOOK

D/A CONVERTERS
A/D CONVERTERS
V/F & F/V CONVERTERS
SYNCHRO & RESOLVER CONVERTERS
SAMPLE/TRACK-HOLD AMPLIFIERS
CMOS SWITCHES & MULTIPLEXERS
VOLTAGE REFERENCES
DATA ACQUISITION SUBSYSTEMS
APPLICATION SPECIFIC ICs
POWER SUPPLIES
COMPONENT TEST SYSTEMS

How to Find Product Data in This Databook

THIS VOLUME

Contains Data Sheets, Selection Guides and a wealth of background information on signal conversion and a wide variety of components for analog signal processing.

Analog is one member of a three-volume, 2,000-page set of Databooks describing and specifying Linear, Conversion and DSP products from Analog Devices, Inc., in IC, hybrid and assembled form for measurement, control and real-world signal processing.

IF YOU KNOW THE MODEL NUMBER

Turn to the product index at the back of the book and look up the model number. You will find the Volume-Section-Page location of data sheets bound into this volume.

If you're looking for a form-and-function-compatible version of a product originally brought to market by some other manufacturer (second source), add our "AD" prefix and look it up in the index.

IF YOU DON'T KNOW THE MODEL NUMBER

Find your function in the list on the opposite page or in the Table of Contents on pages 1-5 through 1-9. Turn directly to the appropriate Section. You will find a functional Selection Guide at the beginning of the Section. The Selection Guides (and the "Orientation" that usually accompanies them) will help you find the products that are the closest to satisfying your need. Use them to compare all products in the category by salient criteria.

IF YOU CAN'T FIND IT HERE . . . ASK!

If it's not a signal conversion product, it's probably in one of the two sister volumes, the *Linear Products Databook* or the *DSP Products Databook*. If you don't already own these volumes, you can have them FREE by getting in touch with Analog Devices or the nearest sales office, or phoning (617)-329-4700, Extension 3392.

See Worldwide Service Directory on pages 14-8 and 14-9 at the back of this volume for our sales office phone numbers.

Contents of Other Databooks

LINEAR PRODUCTS DATABOOK

- Operational Amplifiers
- Comparators
- Instrumentation Amplifiers
- Isolation Amplifiers
- Analog Multipliers/Dividers
- Log/Antilog Amplifiers
- RMS-to-DC Converters
- Special Function Components
- Temperature Transducers
- Signal Conditioning Components & Subsystems
- Digital Panel Instruments
- Application Specific ICs
- Power Supplies
- Component Test Systems

DSP PRODUCTS DATABOOK

- DSP Microprocessors
- Microcoded Support Components
- Floating-Point Components
- Fixed-Point Components

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Specifications shown in this Databook are subject to change without notice.

**1988
DATA CONVERSION
PRODUCTS
DATABOOK**

©Analog Devices, Inc., 1988
All Rights Reserved



General Information	1
D/A Converters	2
A/D Converters	3
V/F & F/V Converters	4
Synchro & Resolver Converters	5
Sample/Track-Hold Amplifiers	6
CMOS Switches & Multiplexers	7
Voltage References	8
Data Acquisition Subsystems	9
Application Specific ICs	10
Power Supplies	11
Component Test Systems	12
Package Information	13
Appendix	14
Product Index	15



DATA CONVERSION PRODUCTS DATABOOK
April 1988

© Analog Devices, Inc., 1988
All Rights Reserved

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Products in this book may be covered by one or more of the following patents. Additional patents are pending.

U.S.:

RE29,619, RE29,992, RE30,586, RE31,850, DES. 233,909, 3,007,114, 3,278,736, 3,355,670, 3,441,913, 3,467,908, 3,500,218, 3,530,390, 3,533,002, 3,685,045, 3,729,660, 3,793,563, 3,842,412, 3,868,583, 3,890,611, 3,906,486, 3,909,908, 3,932,863, 3,940,760, 3,942,173, 3,946,324, 3,950,603, 3,961,326, 3,978,473, 3,979,688, 4,016,559, 4,020,486, 4,029,974, 4,034,366, 4,054,829, 4,092,698, 4,123,698, 4,136,349, 4,141,004, 4,213,806, 4,250,445, 4,268,759, 4,270,118, 4,268,225, 4,309,693, 4,313,083, 4,323,795, 4,338,591, 4,349,811, 4,363,024, 4,374,314, 4,383,222, 4,395,647, 4,399,345, 4,400,689, 4,400,690, 4,427,973, 4,439,724, 4,460,891, 4,475,103, 4,475,169, 4,476,538, 4,481,708, 4,484,149, 4,485,372, 4,491,825, 4,511,413, 4,521,764, 4,543,560, 4,543,561, 4,547,766, 4,547,961, 4,556,870, 4,558,242, 4,562,400, 4,565,000, 4,586,019, 4,586,155, 4,590,456, 4,596,976, 4,601,760, 4,604,532, 4,608,541, 4,622,512, 4,626,769, 4,639,683, 4,644,253, 4,646,056, 4,646,238, 4,678,936, 4,684,922, 4,685,200, 4,694,276, 4,697,151, 4,703,283, 4,707,682, 4,709,167, 4,717,883

France:

111.833, 70.10561, 75.27557, 76 08238, 77 20799, 78 10462, 79 24041, 80 00960, 80 11312, 81 02661, 81 14845, 82 09758, 83 03140

Japan:

1,092,928, 1,242,936, 1,242,965, 1,306,235, 1,337,318, 1,401,661, 1,412,991

West Germany:

2,014 034, 25 40 451.7, 26 11 858.1

U.K.:

1,310,591, 1,310,592, 1,537,542, 1,590,136, 1,590,137, 1,599,538, 2,008,876, 2,032,659, 2,040,087, 2,050,740, 2,054,992, 2,075,295, 2,081,040, 2,100,081, 2,103,884, 2,104,288, 2,107,951, 2,115,932, 2,118,386, 2,119,139, 2,119,547, 2,126,445, 2,126,814, 2,135,545, 2,137,787

Canada:

984,015, 1,006,236, 1,025,558, 1,035,464, 1,054,248, 1,141,034, 1,141,820, 1,142,445, 1,143,306, 1,150,414, 1,153,607, 1,157,571, 1,159,956, 1,177,127, 1,177,966, 1,184,662, 1,184,663, 1,191,715, 1,192,310, 1,192,311, 1,192,312, 1,203,628, 1,205,920, 1,212,730, 1,214,282, 1,219,679, 1,219,966, 1,223,086

Sweden:

7603320-8

General Information Contents

	Page
Introduction	1 - 3
Table of Contents	1 - 5



General Introduction

Analog Devices designs, manufactures and sells worldwide sophisticated electronic components and subsystems for use in real-world signal processing. More than six hundred standard products are produced in manufacturing facilities located throughout the world. These facilities encompass all relevant technologies, including several embodiments of CMOS, BiMOS, bipolar and hybrid integrated circuits, each optimized for specific attributes – and assembled products in the form of potted modules, printed-circuit boards and instrument packages.

State-of-the-art technologies have been utilized (and in many cases invented) to provide timely, reliable, easy-to-use advanced designs at realistic prices. Our popular IC products are available in both conventional and surface-mount packages (SO, LCC, PLCC), and many of our assembled products employ surface-mount technology to reduce manufacturing costs and overall size. More than twenty years of successful applications experience and continuing vertical integration insure that these products are oriented to user needs. The ongoing application of today's state-of-the-art and the invention of tomorrow's state-of-the-art processes strengthen the leadership position of Analog Devices in standard data-acquisition and signal-processing products and make us a strong contender in high-performance mixed-signal ASICs.

MAJOR PROGRESS

Since publication of the selection guides in the 1986 supplement to our *1984 Data Acquisition Databook*, more than 120 significant new products have been introduced; they run the gamut from brand new product categories and technologies to new standard products (with improvements in price, performance or design) to augmented second-source products. They are all classified and summarized in these Volumes, along with existing products that are desirable for use in new designs.

Among the major new data conversion products are monolithic converters with high levels of integration, such as AD7569 8-bit analog I/O port which combines a 2 μ s A/D converter plus sample/hold and 1 μ s D/A converter with output amplifier; the AD7228 octuple 8-bit DAC in a skinny DIP or surface mount package; the AD664 quadruple 12-bit DAC; and the AD7579/AD7580 2 μ s, 10-bit sampling A/Ds with fully specified ac parameter dynamic performance. Other new products are the extremely high precision AD1175 22-bit A/D converter, the AD1332 DSP oriented sampling A/D converter with antialiasing filter and the AD9701 250MHz video DAC with fully integrated composite video functions. Of note are the AD9502 complete video signal digitizer in a single small hybrid package and the fast-settling AD767 DAC which has a bus interface of only 40ns.

THE 1988 DATA CONVERSION PRODUCTS DATABOOK

This Volume provides complete technical data on Analog Devices "data conversion" products – designed to process, condition and otherwise operate between *analog signals* and *digital signals*. One of a set of three volumes, it is accompanied by the *DSP Products Databook*, dedicated to products for high-performance digital signal-processing (i.e., *digital-to-digital*), and the *Linear Products Databook*, which covers products involved in spanning the interface *between analog signals and analog results*.

The product data in this book is intended primarily for the majority of users who are concerned with new designs. For this reason, those existing and available products that offer little if any unique advantage over newer products in future designs are included in the Index and their data sheets are available from us separately – but they aren't published in this book.

This book includes:

- Comprehensive data sheets on more than 170 significant product families;
- Orientation material and selection guides for rapid product finding;
- A representative list of available Analog Devices technical publications on real-world analog and digital signal-processing;
- Worldwide Service Directory; and
- Product Index to all three volumes.

TECHNICAL SUPPORT

Our extensive technical literature discusses the technology and applications of products for precision measurement and control. Besides tutorial material and comprehensive data sheets, including a large amount in our Databooks, we offer Application Notes, Application Guides, Technical Handbooks (at reasonable prices), and several free serial publications; for example, *Analog Productlog* provides brief information on new products being introduced, and *Analog Dialogue*, our technical magazine, provides in-depth discussions of new developments in analog and digital circuit technology as applied to data acquisition, signal processing, control and test. *DSPatch* is a quarterly newsletter that brings its readers up-to-date applications information on our DSP products and the general field of digital signal processing. We maintain a mailing list of engineers, scientists, and technicians with a serious interest in our products. In addition to Databook catalogs – and general short-form selection guides, such as this one – we also publish several short-form catalogs on specific product families. You will find technical publications described on pages 14–6 and 14–7 at the back of the book.

SALES OFFICES

Backing up our design and manufacturing capabilities and our extensive array of publications is a network of sales offices and representatives throughout the United States and most of the world. They are staffed by experienced sales and applications engineers, and many of them maintain a local stock of Analog Devices products. Our Worldwide Service Directory, as of the publication date, appears on pages 14-8 and 14-9 at the back of the book.

RELIABILITY

The manufacture of reliable products is a key objective at Analog Devices. The primary focus is the Companywide Quality Improvement Process (QIP). In addition, we maintain facilities that have been qualified under such standards as MIL-M-38510 for ICs in the U.S. and Ireland and MIL-STD-1772 for hybrids. More than 20 of our products – both proprietary and second-source – have qualified for JAN part numbers; others are in the process. A larger number of products – including many of the newer ones just starting the JAN qualification process – are specifically characterized on Standard Military Drawings (SMDs). Most of our ICs are available in versions that comply with MIL-STD-883C Class B. We publish a *Military Products Databook* for designers who specify ICs and hybrids for military contracts (the 1987 issue contains data on nearly 150 available product families). A newsletter, *Analog Briefings*, provides current information about the status of reliability at ADI.

Our PLUS program makes available standard devices (commercial and industrial grades, plastic or ceramic packaging) for *any* user with demanding application environments, at a small premium. Subjected to stringent screening, similar to MIL-STD-883 test methods, they are often suffixed “/+” and are available from stock.

PRODUCTS NOT FOUND IN THE SELECTION GUIDES

For maximum usefulness to designers of new equipment, we have limited the contents of selection guides to products most likely to be used for the design of new circuits and systems. If the model number of a product you are interested in is not in the Index, turn to page 14-4 at the back of this volume where you will find a list of older products for which data sheets are available upon request. On page 14-5 you will find a guide to substitutions (where possible) for products no longer available.

PRICES

Accurate, up-to-date prices are an important consideration in making a choice among the many available product families. Since prices are subject to change, current price lists and/or quotations are available upon request from our sales offices.

Table of Contents

	Page
D/A Converters – Section 2	2 – 1
Selection Guide	2 – 4
Orientation	2 – 6
AD390 – Quad 12-Bit Microprocessor Compatible D/A Converter	2 – 11
AD392 – Complete Quad 12-Bit D/A Converter with Readback	2 – 19
AD394/395 – μ P Compatible Multiplying Quad 12-Bit D/A Converters	2 – 25
AD396 – μ P Compatible Multiplying Quad 14-Bit D/A Converter	2 – 33
AD557 – DACPORT Low Cost Complete μ P Compatible 8-Bit DAC	2 – 41
AD558 – DACPORT Low Cost Complete μ P Compatible 8-Bit DAC	2 – 45
AD561 – Low Cost 10-Bit Monolithic D/A Converter	2 – 53
AD562/563 – IC 12-Bit D/A Converter	2 – 57
AD565A/566A – High Speed 12-Bit Monolithic D/A Converters	2 – 61
AD568 – 12-Bit Ultrahigh Speed Monolithic D/A Converter	2 – 69
AD569 – 16-Bit Monotonic Voltage Output D/A Converter	2 – 81
AD664 – Monolithic 12-Bit Quad DAC	2 – 93
AD667 – Microprocessor Compatible 12-Bit D/A Converter	2 – 105
AD668 – 12-Bit Ultrahigh Speed Multiplying D/A Converter	2 – 113
AD767 – Microprocessor Compatible 12-Bit D/A Converter	2 – 117
AD1139 – High Accuracy 18-Bit Digital-to-Analog Converter	2 – 125
AD1145 – Low Cost 16-Bit Digital-to-Analog Converter	2 – 131
AD1147/1148 – Microprocessor Compatible 16-Bit D/A Converter	2 – 137
AD7111 – LOGDAC TM CMOS Logarithmic D/A Converter	2 – 143
AD7224 – LC ² MOS 8-Bit DAC with Output Amplifier	2 – 149
AD7225 – LC ² MOS Quad 8-Bit DAC with Separate Reference Inputs	2 – 153
AD7226 – LC ² MOS Quad 8-Bit D/A Converter	2 – 159
AD7228 – LC ² MOS Octal 8-Bit DAC	2 – 165
AD7245/7248 – LC ² MOS 12-Bit DACPORT	2 – 173
AD7524 – CMOS 8-Bit Buffered Multiplying DAC	2 – 187
AD7528 – CMOS Dual 8-Bit Buffered Multiplying DAC	2 – 193
AD7533 – CMOS Low Cost 10-Bit Multiplying DAC	2 – 197
AD7534 – LC ² MOS μ P Compatible 14-Bit DAC	2 – 203
AD7535 – LC ² MOS μ P Compatible 14-Bit DAC	2 – 207
AD7536 – LC ² MOS 14-Bit μ P Compatible DAC	2 – 211
AD7537 – LC ² MOS (8 + 4) Loading Dual 12-Bit DAC	2 – 215
AD7538 – LC ² MOS μ P Compatible 14-Bit DAC	2 – 219
AD7541A – CMOS 12-Bit Monolithic Multiplying DAC	2 – 227
AD7542 – CMOS μ P Compatible 12-Bit DAC	2 – 233
AD7543 – CMOS Serial Input 12-Bit DAC	2 – 237
AD7545 – CMOS 12-Bit Buffered Multiplying DAC	2 – 241
AD7545A – CMOS 12-Bit Buffered Multiplying DAC	2 – 245
AD7547 – LC ² MOS Parallel Loading Dual 12-Bit DAC	2 – 249
AD7548 – LC ² MOS 8-Bit μ P Compatible 12-Bit DAC	2 – 253
AD7549 – LC ² MOS Dual 12-Bit μ P Compatible DAC	2 – 265
AD7628 – CMOS Dual 8-Bit Buffered Multiplying DAC	2 – 273
AD7845 – LC ² MOS 12-Bit Multiplying DAC	2 – 277

	Page
AD9700 – Monolithic Video D/A Converter	2 – 281
AD9701 – 250MHz Video Digital-to-Analog Converter	2 – 287
AD9702 – Triple 4-Bit D/A Converter	2 – 293
AD9703 – Monolithic Video D/A Converter	2 – 297
AD9768 – Ultrahigh Speed IC D/A Converter	2 – 301
AD DAC71/72 – High Resolution 16-Bit D/A Converters	2 – 305
AD DAC80/DAC85/DAC87 – Complete Low Cost 12-Bit Monolithic D/A Converters	2 – 309
DAC1136/1138 – High Resolution 16- and 18-Bit Digital-to-Analog Converters	2 – 319
HDD-1206 – 12-Bit Deglitched Voltage Out D/A Converter	2 – 325
HDG Series – Hybrid Video Digital-to-Analog Converters	2 – 329
HDG0407/0807 – Hybrid Video Digital-to-Analog Converters	2 – 335
HDM-1210 – Ultrahigh Speed Multiplying D/A Converter	2 – 339
HDS-1250 – Ultrahigh Speed 12-Bit D/A Converter	2 – 345

A/D Converters – Section 3	3 – 1
Selection Guide	3 – 4
Orientation	3 – 6
AD368/369 – Complete 12-Bit A/D Converter with Programmable Gain	3 – 13
AD374 – Low Power True 16-Bit A/D Converter	3 – 23
AD376 – Complete High Speed 16-Bit A/D Converter	3 – 31
AD570/571 – 8- and 10-Bit Analog-to-Digital Converters	3 – 39
AD572 – 12-Bit Successive Approximation Integrated Circuit A/D Converter	3 – 45
AD573 – 10-Bit A/D Converter	3 – 53
AD574A – Complete 12-Bit A/D Converter	3 – 61
AD575 – Complete 10-Bit A/D Converter with Serial Output	3 – 73
AD578 – Very Fast Complete 12-Bit A/D Converter	3 – 81
AD579 – Very Fast Complete 10-Bit A/D Converter	3 – 87
AD670 – Signal Conditioning 8-Bit ADC	3 – 93
AD673 – 8-Bit A/D Converter	3 – 105
AD674A – Complete 12-Bit A/D Converter	3 – 113
AD678 – BiMOS 12-Bit Sampling ADC	3 – 123
AD679 – BiMOS 14-Bit Sampling ADC	3 – 135
AD770 – 8-Bit 200MSPS ADC	3 – 147
AD1170 – High Resolution Programmable Integrating A/D Converter	3 – 155
AD1175K – High Accuracy 22-Bit Integrating A/D Converter	3 – 167
AD1332 – Complete 12-Bit Sampling A/D Converter for Digital Signal Processing	3 – 175
AD1376 – Complete High Speed 16-Bit A/D Converter	3 – 179
AD1380 – Low Cost 16-Bit Sampling ADC	3 – 187
AD5200/5210 Series – 12-Bit Successive Approximation High Accuracy A/D Converters	3 – 189
AD7569 – LC ² MOS Complete 8-Bit Analog I/O System	3 – 195
AD7572 – LC ² MOS Complete High Speed 12-Bit ADC	3 – 211
AD7575 – LC ² MOS 5 μ s 8-Bit ADC with Track/Hold	3 – 223
AD7576 – LC ² MOS 10 μ s μ P Compatible 8-Bit ADC	3 – 227
AD7578 – CMOS 12-Bit Successive Approximation ADC	3 – 231

	Page
AD7579/7580 – LC ² MOS 10-Bit Sampling ADC	3 – 237
AD7581 – CMOS μ P Compatible 8-Bit 8-Channel DAS	3 – 253
AD7582 – CMOS 12-Bit Successive Approximation ADC	3 – 261
AD7672 – LC ² MOS High Speed 12-Bit ADC	3 – 267
AD7820 – LC ² MOS High Speed μ P Compatible 8-Bit ADC with Track/Hold Function	3 – 283
AD7821 – LC ² MOS High Speed μ P Compatible 8-Bit ADC with Track/Hold Function	3 – 295
AD7824/7828 – LC ² MOS High Speed 4- & 8-Channel 8-Bit ADCs	3 – 305
AD7870 – Fast Complete 12-Bit A/D Converter with AC Performance up to 50kHz	3 – 317
AD7878 – Fast Complete 12-Bit 100kHz A/D Converter with DSP Interface	3 – 323
AD9000 – High Speed 6-Bit A/D Converter	3 – 331
AD9002 – Ultrahigh Speed 8-Bit Monolithic ADC	3 – 339
AD9003 – 12-Bit 1MHz A/D Converter	3 – 345
AD9012 – High Speed 8-Bit A/D Converter	3 – 353
AD9502 – Hybrid RS-170 Video Digitizer	3 – 361
AD9688 – High Speed 4-Bit Monolithic ADC	3 – 369
AD ADC71/72 – Complete High Resolution 16-Bit A/D Converter	3 – 375
AD ADC80 – 12-Bit Successive Approximation Integrated Circuit A/D Converter	3 – 383
AD ADC84/85/AD5240 – Fast Complete 12-Bit A/D Converters	3 – 391
ADC1130/1131 – 14-Bit High Speed Analog-to-Digital Converters	3 – 399
ADC1140 – Low Cost 16-Bit Analog-to-Digital Converter	3 – 403
CAV-1040 – 10-Bit Video Analog-to-Digital Converter	3 – 407
CAV-1202 – 12-Bit Eurocard Analog-to-Digital Converter	3 – 411
CAV-1205 – 12-Bit 5MHz Eurocard Analog-to-Digital Converter	3 – 415
CAV-1220 – 12-Bit Video Analog-to-Digital Converter	3 – 419
HAS-1201 – 12-Bit 1MHz Analog-to-Digital Converter	3 – 423
HAS-1202/1202A – Ultrafast Hybrid Analog-to-Digital Converters	3 – 429
HAS-1204 – Ultrahigh Speed 12-Bit A/D Converter	3 – 433
HAS-1409 – 14-Bit 125kHz Analog-to-Digital Converter	3 – 437
MOD-1205 – 12-Bit Video Analog-to-Digital Converter	3 – 443

V/F & F/V Converters – Section 4	4 – 1
Selection Guide	4 – 2
Orientation	4 – 3
AD537 – Integrated Circuit Voltage-to-Frequency Converter	4 – 5
AD650 – Voltage-to-Frequency and Frequency-to-Voltage Converter	4 – 13
AD652 – Monolithic Synchronous Voltage-to-Frequency Converter	4 – 25
AD654 – Low Cost Monolithic Voltage-to-Frequency Converter	4 – 41
ADVFC32 – Voltage-to-Frequency and Frequency-to-Voltage Converter	4 – 49
451/453 – Low Cost Versatile 10/100kHz Frequency-to-Voltage Converters	4 – 53

	Page
Synchro & Resolver Converters – Section 5	5 – 1
Selection Guide	5 – 2
Orientation	5 – 5
DRC1745/1746 – High Power Output, Hybrid Digital-to-Synchro/Resolver Converters	5 – 7
IPA1764 – Hybrid Inductosyn Preamplifier	5 – 15
OSC1758 – Hybrid Power Oscillator	5 – 17
SDC/RDC1740/1741/1742 – 12- and 14-Bit Hybrid Synchro/Resolver-to-Digital Converters	5 – 19
1S14/24/44/64 – Tachogenerator Output Hybrid Resolver-to-Digital Converters	5 – 25
1S20/40/60/61 – Hybrid Tracking Resolver-to-Digital Converters	5 – 33
1S74 – Tachogenerator Output Variable Resolution, Hybrid Resolver-to-Digital Converter	5 – 41
2S50 – LVDT-to-Digital Converter	5 – 49
2S54/56 – High Resolution LVDT-to-Digital Converters	5 – 51
2S80 – Variable Resolution, Monolithic Resolver-to-Digital Converter	5 – 59
2S81 – Low Cost Monolithic 12-Bit Resolver-to-Digital Converter	5 – 71
2S82 – Variable Resolution, Monolithic Resolver-to-Digital Converter	5 – 83
5S70/72 – Synchro and Resolver Isolation Transformers	5 – 85
Sample/Track-Hold Amplifiers – Section 6	6 – 1
Selection Guide	6 – 2
Orientation	6 – 3
AD346 – High Speed Sample-and-Hold Amplifier	6 – 5
AD389 – High Resolution Track-and-Hold Amplifier	6 – 11
AD582 – Low Cost Sample-and-Hold Amplifier	6 – 17
AD583 – Sample-and-Hold Amplifier	6 – 21
AD585 – High Speed Precision Sample-and-Hold Amplifier	6 – 23
AD681/683 – Very High Speed Precision Sample-and-Hold Amplifier	6 – 29
HTC-0300A – Ultrahigh Speed Hybrid Track-and-Hold Amplifier	6 – 33
HTS-0010 – Ultrahigh Speed Hybrid Track-and-Hold Amplifier	6 – 37
HTS-0025 – Ultrahigh Speed Hybrid Track-and-Hold Amplifier	6 – 43
CMOS Switches & Multiplexers – Section 7	7 – 1
Selection Guide	7 – 2
Orientation	7 – 3
AD7501/7502/7503 – CMOS 4/8 Channel Analog Multiplexers	7 – 5
AD7506/7507 – CMOS 8/16 Channel Analog Multiplexers	7 – 7
AD7510DI/7511DI/7512DI – Dielectrically Isolated CMOS Protected Analog Switches	7 – 9
AD7590DI/7591DI/7592DI – DI CMOS Analog Switches with Data Latches	7 – 13
ADG201A/202A – CMOS Quad SPST Switches	7 – 17
ADG211A/212A – LC ² MOS Quad SPST Switches	7 – 21
ADG221/222 – CMOS Quad SPST Switches	7 – 25
ADG506A/507A – CMOS 8/16 Channel Analog Multiplexers	7 – 29
ADG508A/509A – CMOS 4/8 Channel Analog Multiplexers	7 – 37
ADG526A/527A – CMOS Latched 8/16 Channel Analog Multiplexers	7 – 41
ADG528A/529A – CMOS Latched 4/8 Channel Analog Multiplexers	7 – 49

Voltage References – Section 8 8 – 1

Selection Guide 8 – 2

Orientation 8 – 3

AD580 – High Precision 2.5 Volt IC Reference 8 – 5

AD581 – High Precision 10 Volt IC Reference 8 – 9

AD584 – Pin Programmable Precision Voltage Reference 8 – 15

AD586 – High Precision 5V Reference 8 – 23

AD587 – High Precision 10V Reference 8 – 31

AD588 – High Precision Voltage Reference 8 – 39

AD589 – Two-Terminal IC 1.2 Volt Reference 8 – 51

AD689 – High Precision 8.192V Reference 8 – 55

AD1403/1403A – Low Cost Precision 2.5V IC Reference 8 – 63

AD2700/2701/2702 – ±10 Volt Precision Reference Series 8 – 67

AD2710/2712 – ±10.000 Volt Ultrahigh Precision Reference Series 8 – 71

ADREF01 – 10V Reference 8 – 75

ADREF02 – 5V Reference 8 – 79

Data Acquisition Subsystems – Section 9 9 – 1

Selection Guide 9 – 2

Orientation 9 – 3

AD362/363/364 – Complete 16-Channel 12-Bit Data Acquisition Systems 9 – 5

AD367 – High Resolution Programmable Gain DAS 9 – 17

DAS1152/1153 – 14-Bit & 15-Bit Sampling Analog-to-Digital Converters 9 – 23

DAS1157/1158/1159 – Low Power 14-Bit, 15-Bit & 16-Bit Sampling A/D Converters 9 – 27

Application Specific Integrated Circuits – Section 10 10 – 1

Power Supplies – Section 11 11 – 1

Component Test Systems – Section 12 12 – 1

Package Information – Section 13 13 – 1

Appendix – Section 14 14 – 1

Ordering Guide 14 – 2


Product Families Still Available 14 – 4

Substitution Guide for Product Families No Longer Available 14 – 5

Technical Publications 14 – 6

Worldwide Service Directory 14 – 8

Index – Section 15 15 – 1



D/A Converters

Contents

	Page
Selection Guide	2 - 4
Orientation	2 - 6
AD390 - Quad 12-Bit Microprocessor Compatible D/A Converter	2 - 11
AD392 - Complete Quad 12-Bit D/A Converter with Readback	2 - 19
AD394/395 - μ P Compatible Multiplying Quad 12-Bit D/A Converters	2 - 25
AD396 - μ P Compatible Multiplying Quad 14-Bit D/A Converter	2 - 33
AD557 - DACPORT Low Cost Complete μ P Compatible 8-Bit DAC	2 - 41
AD558 - DACPORT Low Cost Complete μ P Compatible 8-Bit DAC	2 - 45
AD561 - Low Cost 10-Bit Monolithic D/A Converter	2 - 53
AD562/563 - IC 12-Bit D/A Converter	2 - 57
AD565A/566A - High Speed 12-Bit Monolithic D/A Converters	2 - 61
AD568 - 12-Bit Ultrahigh Speed Monolithic D/A Converter	2 - 69
AD569 - 16-Bit Monotonic Voltage Output D/A Converter	2 - 81
AD664 - Monolithic 12-Bit Quad DAC	2 - 93
AD667 - Microprocessor Compatible 12-Bit D/A Converter	2 - 105
AD668 - 12-Bit Ultrahigh Speed Multiplying D/A Converter	2 - 113
AD767 - Microprocessor Compatible 12-Bit D/A Converter	2 - 117
AD1139 - High Accuracy 18-Bit Digital-to-Analog Converter	2 - 125
AD1145 - Low Cost 16-Bit Digital-to-Analog Converter	2 - 131
AD1147/1148 - Microprocessor Compatible 16-Bit D/A Converter	2 - 137
AD7111 - LOGDAC TM CMOS Logarithmic D/A Converter	2 - 143
AD7224 - LC ² MOS 8-Bit DAC with Output Amplifier	2 - 149
AD7225 - LC ² MOS Quad 8-Bit DAC with Separate Reference Inputs	2 - 153
AD7226 - LC ² MOS Quad 8-Bit D/A Converter	2 - 159
AD7228 - LC ² MOS Octal 8-Bit DAC	2 - 165
AD7245/7248 - LC ² MOS 12-Bit DACPORT	2 - 173
AD7524 - CMOS 8-Bit Buffered Multiplying DAC	2 - 187
AD7528 - CMOS Dual 8-Bit Buffered Multiplying DAC	2 - 193
AD7533 - CMOS Low Cost 10-Bit Multiplying DAC	2 - 197
AD7534 - LC ² MOS μ P Compatible 14-Bit DAC	2 - 203
AD7535 - LC ² MOS μ P Compatible 14-Bit DAC	2 - 207
AD7536 - LC ² MOS 14-Bit μ P Compatible DAC	2 - 211
AD7537 - LC ² MOS (8 + 4) Loading Dual 12-Bit DAC	2 - 215
AD7538 - LC ² MOS μ P Compatible 14-Bit DAC	2 - 219
AD7541A - CMOS 12-Bit Monolithic Multiplying DAC	2 - 227
AD7542 - CMOS μ P Compatible 12-Bit DAC	2 - 233
AD7543 - CMOS Serial Input 12-Bit DAC	2 - 237
AD7545 - CMOS 12-Bit Buffered Multiplying DAC	2 - 241
AD7545A - CMOS 12-Bit Buffered Multiplying DAC	2 - 245
AD7547 - LC ² MOS Parallel Loading Dual 12-Bit DAC	2 - 249
AD7548 - LC ² MOS 8-Bit μ P Compatible 12-Bit DAC	2 - 253
AD7549 - LC ² MOS Dual 12-Bit μ P Compatible DAC	2 - 265
AD7628 - CMOS Dual 8-Bit Buffered Multiplying DAC	2 - 273
AD7845 - LC ² MOS 12-Bit Multiplying DAC	2 - 277

	Page
AD9700 – Monolithic Video D/A Converter	2 – 281
AD9701 – 250MHz Video Digital-to-Analog Converter	2 – 287
AD9702 – Triple 4-Bit D/A Converter	2 – 293
AD9703 – Monolithic Video D/A Converter	2 – 297
AD9768 – Ultrahigh Speed IC D/A Converter	2 – 301
AD DAC71/72 – High Resolution 16-Bit D/A Converters	2 – 305
AD DAC80/DAC85/DAC87 – Complete Low Cost 12-Bit Monolithic D/A Converters	2 – 309
DAC1136/1138 – High Resolution 16- and 18-Bit Digital-to-Analog Converters	2 – 319
HDD-1206 – 12-Bit Deglitched Voltage Out D/A Converter	2 – 325
HDG Series – Hybrid Video Digital-to-Analog Converters	2 – 329
HDG0407/0807 – Hybrid Video Digital-to-Analog Converters	2 – 335
HDM-1210 – Ultrahigh Speed Multiplying D/A Converter	2 – 339
HDS-1250 – Ultrahigh Speed 12-Bit D/A Converter	2 – 345

Selection Guide

D/A Converters

GENERAL PURPOSE D/A CONVERTERS

Model	Resolution Bits	Settling Time μ s	MDAC	Current Out	Voltage Out	On-Chip Reference	No. of DACs	μ P Interface	Double Buffered Inputs	Page	Notes
AD9768	8	0.005		X		X				2 - 301	100MHz update rate
AD7524	8	0.1	X	X				X		2 - 187	
AD7528	8	0.2	X	X			2	X		2 - 193	
AD557	8	0.8			X	X		X		2 - 41	Low cost
AD7569	8	1			X	X		X		3 - 195	w/8-bit 2 μ s ADC
AD558	8	3			X	X		X		2 - 45	
AD7225	8	5			X		4	X	X	2 - 153	
AD7228	8	5			X		8	X		2 - 165	Common reference input
AD7224	8	7			X			X	X	2 - 149	
AD7226	8	7			X		4	X		2 - 159	Common reference input
AD7628	8	-	X	X			2	X		2 - 273	
AD561	10	0.25		X		X				2 - 53	
AD7533	10	0.6	X	X						2 - 197	
AD568	12	0.035		X		X				2 - 69	
HDS-1250	12	0.035		X		X				2 - 345	
AD668	12	0.05	X	X						2 - 113	
HDM-1210	12	0.085		X		X				2 - 339	
AD565A	12	0.25		X		X				2 - 61	
AD DAC80-I	12	0.30		X		X				2 - 309	
AD566A	12	0.35		X						2 - 61	
AD7541A	12	0.6	X	X						2 - 227	
AD7548	12	1	X	X				X	X	2 - 253	8-bit data bus
AD562	12	1.5		X						2 - 57	
AD563	12	1.5		X		X				2 - 57	
AD7537	12	1.5	X	X			2	X	X	2 - 215	8-bit data bus
AD7547	12	1.5	X	X			2	X		2 - 249	
AD7549	12	1.5	X	X			2	X	X	2 - 265	4-bit data bus w/deglitcher
HDD-1206	12	2			X	X				2 - 325	
AD DAC80-V	12	3			X	X				2 - 309	
AD392	12	4			X	X	4	X	X	2 - 19	w/readback function
AD667	12	4			X	X		X	X	2 - 105	4/8/16-bit bus compatible
AD767	12	4			X	X		X		2 - 117	
AD7845	12	5	X		X			X		2 - 277	
AD390	12	8			X	X	4	X	X	2 - 11	
AD664	12	10	X	X			4	X	X	2 - 93	w/reset and readback functions
AD7245	12	10			X	X		X	X	2 - 173	
AD7248	12	10			X	X		X	X	2 - 173	8-bit data bus
AD394/395	12	15	X		X		4	X		2 - 25	
AD7542	12	-	X	X				X	X	2 - 233	4-bit data bus
AD7543	12	-	X	X				X		2 - 237	Serial load
AD7545	12	-	X	X				X		2 - 241	
AD7545A	12	-	X	X				X		2 - 245	
AD7534	14	1.5	X	X				X	X	2 - 203	8-bit data bus
AD7535	14	1.5	X	X				X	X	2 - 207	8/16-bit bus compatible
AD7536	14	1.5	X	X				X	X	2 - 211	8/16-bit bus compatible
AD7538	14	1.5	X	X				X	X	2 - 219	
AD396	14	15.0	X		X		4	X	X	2 - 33	

GENERAL PURPOSE D/A CONVERTERS

Model	Resolution Bits	Settling		Current Out	Voltage Out	On-Chip Reference	No. of DACs	μ P Interface	Double Buffered		Page	Notes
		Time μ s	MDAC						Inputs			
AD DAC71/2-I	16	1		X		X					2 - 305	
AD569	16	3	X		X			X	X		2 - 81	8/16-bit bus compatible
AD DAC71/2-V	16	5			X						2 - 305	
AD1145	16	6			X			X	X		2 - 131	w/ readback function
DAC1136	16	8			X	X					2 - 319	
AD1147/1148	16	20			X	X		X			2 - 137	μ P correction capability
DAC1138	18	10			X	X					2 - 319	
AD1139	18	40			X	X		X			2 - 125	
AD7111	0.375dB	4.5	X	X							2 - 143	8-bit LOGDAC

2

VIDEO D/A CONVERTERS*

Model	Resolution Bits	Settling		Update Rate MHz	On-Chip Reference	No. of DACs	Page	Notes
		Time ns						
HDG-0405	4	4	100	X		2 - 329		
AD9702	4	5	125		3	2 - 293	RGB inputs, ECL or TTL inputs	
HDG-0407	4	8	50	X		2 - 335		
HDG-0605	6	6	100	X		2 - 329		
AD9703	8	6	300	X		2 - 297	Synchronous composite inputs	
AD9701	8	8	250	X		2 - 287		
HDG-0805	8	8	100	X		2 - 329		
AD9700	8	10	125			2 - 281		
HDG-0807	8	14	50	X		2 - 329		

*With composite inputs.

Orientation

Digital-to-Analog Converters

FACTORS IN CHOOSING A D/A CONVERTER

In this catalog there are listed some 57 different families of digital-to-analog converters (DACs). If one were to consider all the variations, there would be several times that number to choose among. The reason for so many different types is the number of degrees of freedom in selection – technological, functional, performance and package. Complete information on converters may be found in the 700-page book, *Analog-Digital Conversion Handbook*, published by Prentice-Hall, Inc.

FUNCTIONAL CHARACTERISTICS

The basic structure of all conventional D/A converters involves a network of precision resistors, a set of switches and some form of level-shifting to adapt the switch drives to the specified logic levels. In addition, the device may contain output-conditioning circuitry, an output amplifier, a reference amplifier, an on-board reference, on-board buffer registers (single- or dual-rank), configuration conditioning and even high-voltage isolation.

Basic DAC

This form which supplies a current, and consequently a small voltage across its internal impedance or an external low-impedance load, is used principally for high speed, for example, the 10ns HDM-1210. Basic current-output DACs, such as the AD565A, are inherently fast, but additional elements (such as an output op amp), furnished by the user to meet overall system specs, slow down the conversion. Some popular CMOS IC devices, such as the AD7543 and the AD7524, are quite simple (and correspondingly low in cost), but they usually require a buffering op amp.

While the basic DAC function is almost always linear, there are exceptions. For example, the AD7111 LOGDAC, which has linear two-quadrant analog response, has a digitally controlled exponential gain function, i.e., 0.375dB per bit; thus its gain at the input code 1000 0000 (binary 128) is -48dB (48×0.375), and the analog output swing for 10V p-p input is $0.04 \text{ p-p } V_{\text{IN}}$

$$\text{to exp} - \left(\frac{0.375N}{20} \right).$$

Output Conditioning

The analog quantity that is the “output” of a DAC, representing the input digital data may be a “gain” (multiplying DAC), a current and/or a voltage. In order to obtain a substantial voltage output at low impedance, an op amp is required. It is often provided by the DAC itself (whether monolithic, modular or hybrid), but many permit the user to choose an external op amp that will meet the particular needs of the application in stability, speed and cost.

Almost all types of DACs provide one or more feedback resistors; they are matched to, and thermally track, resistances in the network so that an external op amp, if used, will not require an external feedback resistor that might introduce tracking errors. If more than one feedback resistor is provided, a choice of analog output voltage ranges becomes available, e.g., 0 – 5V full-scale or 0 – 10V full-scale. If bipolar output-voltage ranges are specified, a bipolar-offset resistor is provided to subtract a half-scale value from the current flowing through the op amp summing point; it is usually derived from the DAC's reference (or analog) input to

avoid additional tracking error. Multiplying DACs use an internal or external op amp for bipolar offset.

In order to avoid difficulties, the user must pay special attention to the specified output polarity, its relationship to the reference (if external) and to the input digital code. This can be especially tricky if the output is bipolar and the input requires a complementary (negative-true) digital coding. Another such case is where a current-output DAC, specified for a particular output-voltage polarity when used with an inverting op amp, is used in a mode that develops an output voltage passively (without the op amp) across an external resistive load. In addition to polarity, in this case, the user should be aware of the output-compliance constraint and the specified resistive component of output impedance.

Reference Input

The reference may be specified as external or internal, fixed or variable, single polarity or bipolar. If internal, it may be permanently connected (as in the AD561) or optionally connectible (as in the AD565A). If the DAC is a 4-quadrant multiplying type, the reference (or “analog input”) is external, variable and bipolar (e.g., AD7533, AD7541, AD7541A, etc.). The user should check a converter's specifications to determine whether the full-scale accuracy specifications are overall or subdivided into a converter-gain spec and a reference spec.

Digital Data

There a number of ways in which converters differ in regard to the input data: first, the *coding* must be appropriate (binary, offset-binary, twos complement, BCD, arbitrary, etc.), and its sense should be understood (positive-true, negative-true). The *resolution* (number of bits) must be sufficient; in addition, the specifications must be checked to ascertain that the 2^n distinct binary input codes will not only be accepted, but that also they will (if necessary) correspond to 2^n output values in a monotonic progression at any temperature in the operating range with sufficient accuracy. Analog Devices offers DACs with resolutions of 8, 10, 12, 14, 16 and 18 bits. The *data levels* accepted by the converter must be checked (TTL, ECL, low-voltage CMOS, high-voltage CMOS), as must the input loading imposed by the converter and the supply conditions under which the converter will respond to the data. Check the data notation (is the MSB Bit 1 or Bit (n-1)?) – misinterpretation can lead to connecting the data bits in backward order.

If *buffer registers* are desired, the converter should have an appropriate buffer configuration (for example, the AD558 and AD7226 have a set of TTL buffers; the AD667 and AD7224 have two ranks of buffering).

Controls

If the DAC has external digital controls – for example, register strobes – their drive levels, digital sense (true or false), loading and timing must be considered. The function and use of configuration controls (where present), such as serial/parallel, short-cycle or chip-select decoding, should be understood, and the appropriate ways of disabling them when not needed should be employed.

Many DACs are specifically designed to interface directly to the bus of the computer or microprocessor. These DACs provide the necessary control and handshake lines, as well as the data bit buffers, to minimize and often eliminate the interface circuitry

required. The bus timing should be studied with respect to the timing provided by the DAC interface, especially as the processor performs a data-write cycle to the DAC. Systems with higher speed clocks require either shorter DAC strobe times (such as the AD767) or the use of processor-wait states when the DAC is addressed. DACs for video applications, such as the AD9701, provide special control lines unique to CRT applications (e.g. blanking, sync and reference level display).

STATIC AND DYNAMIC PERFORMANCE SPECIFICATIONS

All DACs are specified using terms such as accuracy, linearity, offset, defined and explained below. These static, or "dc," parameters are necessary and sufficient for many applications; they may not be sufficient for others, such as those in digital signal processing, adaptive filtering, or waveform generation. Dynamic, ac specifications define how the DAC performs using parameters such as signal-to-noise ratio (SNR), intermodulation distortion (IMD) and total harmonic distortion (THD). These specifications characterize the performance of the DAC output in applications where the envelope of output changes and output timing errors are critical.

POWER SUPPLIES

Appropriate power supplies should be made available considering the logic levels and analog output signals to be employed into the system. The appropriate degree of power-supply stability to meet the accuracy specs should be employed. In many cases separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals while ensuring that a connection between the grounds can always exist at one point, even if the "mecca" point is inadvertently unplugged from the system.

SPECIFICATIONS AND TERMS

Definitions of the performance specifications and related information are provided on the next few pages in alphabetical order.

Accuracy, Absolute

Error of a D/A converter is the difference between the actual analog output and the output that is expected when a given digital code is applied to the converter. Sources of error include gain (calibration) error, zero error, linearity errors and noise. Error is usually commensurate with resolution, i.e., less than $2^{-(n+1)}$, or "1/2LSB" of full scale. However, accuracy may be much better than resolution in some applications; for example, a 4-bit reference supply having only 16 discrete digitally chosen levels would have a resolution of 1/16, but it might have an accuracy to within 0.01% of each ideal value.

Absolute accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

Accuracy, Relative

Relative accuracy error, expressed in %, ppm or fractions of 1LSB is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristics) from its theoretical value (relative to the same range) after the full-scale range (FSR) has been calibrated. Since the discrete analog output values corresponding to the digital input values

ideally lie on a straight line, the relative accuracy error of a linear DAC can be interpreted as a measure of nonlinearity (see *Linearity*).

Compliance-Voltage Range

For a current-output DAC, the maximum range of (output) terminal voltage for which the device will provide the specified current-output characteristics.

Common-Mode Rejection (CMR)


The ability of an amplifier to reject the effect of voltage applied to both input terminals simultaneously. Usually a logarithmic expression representing a "common-mode rejection ratio" e.g., 1,000,000:1 (CMRR) or 120dB (CMR). A CMRR of 10^6 :1 means that a 1V common-mode voltage passes through the device as though it were a differential input signal of 1 microvolt.

Common-Mode Voltage

An undesirable signal picked up in a circuit by both wires making up the circuit, with reference to an arbitrary "ground." Amplifiers differ in their ability to amplify a desired signal accurately in the presence of a common-mode voltage.

Deglitcher

As the input code to a DAC is increased or decreased by small changes, it passes through what is known as major and minor transitions. The most major transition is at half-scale when the DAC switches around the MSB and all switches change state, i.e., 0111 1111 to 1000 0000. If, at major transitions, the switches are faster (or slower) to switch off than on, this means that for a short time the D/A will give a zero (or full-scale) output and then return to the required 1LSB above the previous reading. Such large transient spikes which differ widely in amplitude and are extremely difficult to filter out are commonly known as "glitches," hence, a deglitcher is a device which removes these glitches or reduces them to a set of small, uniform pulses. It normally consists of a fast sample-hold circuit which holds the output constant until the switches reach equilibrium. Glitch energy is smallest in fast-switching DACs driven by fast logic gates that have little time skew between 0-1 and 1-0 transitions.



Feedthrough

Undesirable signal coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., *feedthrough error* in a multiplying DAC. It is variously specified in %, ppm, fractions of 1LSB or fractions of 1 volt with a given set of inputs at a specified frequency.

Four-Quadrant

In a multiplying DAC, "four quadrant" refers to the fact that both the reference signal and the number represented by the digital input may be of either positive or negative polarity. A four-quadrant multiplier is expected to obey the rules of multiplication for algebraic sign.

Gain

The “gain” of a converter is that analog scale-factor setting that provides the nominal conversion relationship, e.g., 10V span for a full-scale code change in a fixed-reference converter. For fixed-reference converters where the use of the internal reference is optional, the converter gain and the reference may be specified separately. Gain- and zero-adjustment are discussed under *Zero*.

Harmonic Distortion (and Total Harmonic Distortion)

The DAC is driven by the digitized representation of a sine wave. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonics are included such as second through fifth:

$$\text{THD} = 20 \log \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 and V_5 are the rms amplitudes of the individual harmonics.

Intermodulation Distortion

The DAC is driven by the digitized representation of two combined sine waves of frequencies f_a and f_b . As with any imperfectly linear device, distortion products (of order $m+n$) are produced at sum and difference frequencies of $mf_a \pm nf_b$, where $m, n=0, 1, 2, 3, \dots$. Intermodulation terms are those for which m or n is not equal to zero. The second order terms include $(f_a + f_b)$ and $(f_a - f_b)$ and the third order terms are $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$ and $(f_a - 2f_b)$. IMD is defined as:

$$\text{IMD} = 20 \log \frac{(\text{rms sum of the sum and difference distortion products})}{\text{rms amplitude of the fundamental}}$$


Least-Significant Bit (LSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the LSB is that bit that carries the smallest value or weight. For example, in the natural binary number 1101 (decimal 13, or $2^3 + 2^2 + 0 + 2^0$), the rightmost digit is the LSB. Its analog weight, relative to full scale is 2^{-n} where n is the number of binary digits. It represents the smallest analog change that can be resolved by an n -bit converter.

Linearity

Linearity error of a converter (also *integral nonlinearity*, see *Linearity, Differential*), expressed in %, ppm of full-scale range or (sub)multiples of 1LSB, is a deviation of the analog values in a plot of the measured conversion relationship from a straight line. The straight line can be either a “best straight line” determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristics from this straight line; or it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated (sometimes referred to as “end-point” linearity). End-point linearity error is similar to *relative accuracy* error.

For multiplying D/A converters, the *analog* linearity error, at a specified digital code, is defined in the same way as for multipliers, i.e., by deviation from a “best straight line” through the plot of the analog output-input response.



a. $\frac{1}{2}$ LSB Nonlinearity Achieved by Arbitrary Location of “Best Straight Line”.

b. Nonlinearity Reference is Straight Line Through End Points. Nonlinearity $> \frac{1}{2}$ LSB for Curve of a.

Comparison of Linearity Criteria for 3-Bit D/A Converter. Straight Line Through End Points is Easier to Measure, Gives More Conservative Specification.

Linearity, Differential

Any two adjacent digital codes should result in measured output values that are exactly 1LSB apart (2^{-n} of full scale for an n -bit converter). Any deviation of the measured “step” from the ideal difference is called *differential nonlinearity* expressed in (sub)multiples of 1LSB. It is an important specification because a differential linearity error greater than 1LSB can lead to nonmonotonic response in a D/A converter and missed codes in an A/D converter (see *Differential Linearity* in the A/D converter section for an illustration).

Monotonic

A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases with the result that the output will always be a single-valued function of the input. The specification “monotonic” (over a given temperature range) is sometimes substituted for a *differential nonlinearity* specification since differential nonlinearity less than 1LSB is a sufficient condition for monotonic behavior.

Most-Significant Bit (MSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the MSB is that digit (or bit) that carries the largest value of weight. For example, in the natural binary number 1101 (decimal 13, or $2^3 + 2^2 + 0 + 2^0$), the leftmost “1” is the MSB with a weight of 2^{n-1} , or 8LSBs. Its analog weight, relative to a DAC’s full-scale span, is 1/2. In bipolar DACs, the MSB indicates the polarity of the number represented by the rest of the bits.

Multiplying DAC

A multiplying DAC differs from a fixed-reference DAC in being designed to operate with varying (or ac) reference signals. The output signal of such a DAC is proportional to the product of the “reference” (i.e., analog input) voltage and the fractional equivalent of the digital input number (see also *four-quadrant*).

Noise, Peak and rms

Internally generated random noise is not a major factor in D/A converters, except at extreme resolutions (e.g., DAC1138) and dynamic ranges (AD7111). Random noise is characterized by rms specifications for a given bandwidth or as a spectral density (current or voltage per root hertz); if the distribution is Gaussian, the probability of peak-to-peak values exceeding 7x the rms value is less than 0.1%.

Of much greater importance in DACs is interference in the form of high-amplitude low-energy (hence low-rms) spikes appearing at the DAC's output caused by coupling of digital signals in a surprising variety of ways; they include coupling via stray capacitance, via power supplies, via inadequate ground systems, via feedthrough and by glitch generation. Their presence underscores the necessity for maximum application of the designer's art, including layout, shielding, guarding, grounding, bypassing and deglitching.

Offset

For almost all bipolar converters (e.g., ± 10 -volt output), instead of actually generating negative currents to correspond to negative numbers, a unipolar DAC is used and the output is offset by half full scale (1MSB). For best results, this offset voltage or current is derived from the same reference supply that determines the gain of the converter.

This makes the zero point of the converter independent of thermal drift of the reference because the 1/2 scale offset cancels the weight of the MSB at zero, independently of the amplitude of both.

Power-Supply Sensitivity

The sensitivity of a converter to changes in the power-supply voltages is normally expressed in terms of percent-of-full-scale change in analog output value (of fractions of 1LSB) for a 1% dc change in the power supply, e.g., $0.05\%/1\%\Delta V_S$). Power supply sensitivity may also be expressed in relation to a specified dc shift of supply voltage. A converter may be considered "good" if the change in reading at full scale does not exceed $\pm 1/2$ LSB for a 3% change in power supply. Even better specs are necessary for converters designed for battery operation.

Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into 2^n discrete ranges for n-bit processing. All analog values within a given range of output (of a DAC) are represented by the same digital code usually assigned to the nominal midrange value. For applications in which an analog continuum is to be restored, there is an inherent quantization uncertainty of $\pm 1/2$ LSB due to limited resolution, in addition to the actual conversion errors. For applications in which discrete output levels are desired (e.g., digitally controlled power supplies or digitally controlled gains), this consideration is not relevant.

Resolution

An n-bit binary converter should be able to provide 2^n distinct and different analog output values corresponding to the set of n-bit binary words. A converter that satisfies this criterion is said to have a *resolution* of n bits. The smallest output change that can be resolved by a linear DAC is 2^{-n} of the full-scale span. However, a nonlinear device, such as the AD7111 LOGDAC,

has a logarithmic gain resolution of $0.375/88.5\text{dB} = 1:256\text{dB}$ which corresponds to a gain increment of $4.25\%/step$ or $26,600:1$.

Settling Time

The time required, following a prescribed data change, for the output of a DAC to reach and remain within a given fraction (usually $\pm 1/2$ LSB) of the final value. Typical prescribed changes are full scale, 1MSB and 1LSB at a major carry. Settling time of current-output DACs is quite fast. The major share of settling time of a voltage-output DAC is usually contributed by the settling time of the output op amp circuit.

Signal-to-Noise Ratio

Signal-to-Noise Ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by:

$$\text{SNR} = (6.02N + 1.76) \text{ dB}$$

where N is the number of bits. Thus for an ideal 8-bit converter, SNR = 50dB.

Slew Rate (or Slewing Rate)

Slew rate of a device or circuit is a limitation in the rate of change of output voltage, usually imposed by some basic circuit consideration such as limited current to charge a capacitor. Amplifiers with slew rate of a few V/ μs are common and moderate in cost. Slew rates greater than about 75 volts/ μs are usually seen only in more sophisticated (and expensive) devices. The output slewing speed of a voltage-output D/A converter is usually limited by the slew rate of the amplifier used at its output (if one is used).

Stability

Stability of a converter usually applies to the insensitivity of its characteristics to time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion of temperature coefficients in tables of specifications (see "Temperature Coefficient").

Staircase

A voltage or current increasing in equal increments as a function of time and having the appearance of a staircase (in a time plot) generated by applying a pulse train to a counter and the output of the counter to the input of a DAC.

A very simple A/D converter can be built by comparing a staircase from a DAC with the unknown analog input. When the DAC output exceeds the analog input by a fraction of 1LSB, the count is stopped and the code corresponding to the count is the digital output.

Switching Time

In a DAC, the switching time is the time it takes for the switch to change from one state to the other ("delay time" plus "rise time" from 10% - 90%) but does not include settling time, e.g., to $< 1/2$ LSB.

Temperature Coefficients

In general, temperature instabilities are expressed as $\%/^{\circ}\text{C}$, ppm/ $^{\circ}\text{C}$, as fractions of 1LSB/ $^{\circ}\text{C}$ or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter divided by the corresponding temperature change. Parameters of interest include *gain*, *linearity*, *offset* (bipolar) and *zero*.

Gain Tempco: Two factors principally affect converter gain stability with temperature.

- a) In fixed-reference converters, the reference source will vary with temperature. For example, the tempco of an AD581L is generally less than 5ppm/ $^{\circ}\text{C}$.
- b) The reference circuitry and switches may add another 3ppm/ $^{\circ}\text{C}$ in good 12-bit converters (e.g. AD566K/T). High resolution converters require much better tempcos for accuracy commensurate with the resolution.

Linearity Tempco: Sensitivity of linearity ("integral" and/or differential linearity) to temperature (in $\% \text{FSR}/^{\circ}\text{C}$ or ppm $\text{FSR}/^{\circ}\text{C}$) over the specified range. Monotonic behavior is achieved if the differential nonlinearity is less than 1LSB at any temperature in the range of interest. The *differential nonlinearity temperature coefficient* may be expressed as a ratio, as a maximum change over a temperature range and/or implied by a statement that the device is monotonic over the specified temperature range.

Offset Tempco: The temperature coefficient of the all-DAC-switches-off (minus full scale) point of a bipolar converter (in $\% \text{FSR}/^{\circ}\text{C}$ or ppm $\text{FSR}/^{\circ}\text{C}$) depends on three major factors:

- a) The tempco of the reference source
- b) The voltage zero-stability of the output amplifier
- c) The tracking capability of the bipolar-offset resistors and the gain resistors

Unipolar Zero Tempco (in $\% \text{FSR}/^{\circ}\text{C}$ or ppm $\text{FSR}/^{\circ}\text{C}$): The temperature stability of a unipolar fixed-reference DAC is principally affected by current leakage (current-output DAC) and offset voltage and bias current of the output op amp (voltage-output DAC).

Total Unadjusted Error

Total unadjusted error is a comprehensive specification which includes internal voltage reference error, relative accuracy, gain and offset errors.

Zero- and Gain-Adjustment Principles

The output of a unipolar DAC is set to zero volts in the all-bits-off condition. The gain is set for F.S. $(1 - 2^{-n})$ with all bits on. The "zero" of an offset-binary bipolar DAC is set to $-F.S.$ with all bits off, and the gain is set for $+F.S. (1 - 2^{-(n-1)})$ with all bits on. The data sheet instructions should be followed.

FEATURES

Four Complete 12-Bit DACs in One IC Package
Linearity Error $\pm 1/2\text{LSB}$ $T_{\min} - T_{\max}$ (AD390K, T)
Factory-Trimmed Gain and Offset
Buffered Voltage Output
Monotonicity Guaranteed Over Full Temperature Range
Double-Buffered Data Latches
Includes Reference and Buffer
Fast Settling: $8\mu\text{s}$ max to $\pm 1/2\text{LSB}$

PRODUCT DESCRIPTION

The AD390 contains four 12-bit high speed voltage-output digital-to-analog converters in a compact 28-pin hybrid package. The design is based on a proprietary latched 12-bit DAC chip which reduces chip count and provides high reliability. The AD390 is ideal for systems requiring digital control of many analog voltages where board space is at a premium. Such applications include automatic test equipment, process controllers, and vector-scan displays.

The AD390 is laser-trimmed to $\pm 1/2\text{LSB}$ max nonlinearity (AD390KD, TD) and absolute accuracy of ± 0.05 percent of full scale. The high initial accuracy is made possible by the use of thin-film scaling resistors on the monolithic DAC chips. The internal buried zener voltage reference provides excellent temperature drift characteristics ($20\text{ppm}/^\circ\text{C}$) and an initial tolerance of $\pm 0.03\%$ maximum. The internal reference buffer allows a single common reference to be used for multiple AD390 devices in large systems.


The individual DACs are accessed by the $\overline{\text{CS1}}$ through $\overline{\text{CS4}}$ control inputs and the $\overline{\text{A0}}$ and $\overline{\text{A1}}$ lines. These control signals permit the registers of the four DACs to be loaded sequentially and the outputs to be simultaneously updated.

The AD390 outputs are calibrated for a $\pm 10\text{V}$ output range with positive-true offset binary input coding. A 0 to $+10\text{V}$ version is available on special order.

The AD390 is packaged in a 28-lead ceramic package and is specified for operation over the 0 to $+70^\circ\text{C}$ and -55°C to $+125^\circ\text{C}$ temperature range.

*Covered by patent numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486 and other patents pending.

AD390 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. The AD390 offers a dramatic reduction in printed circuit board space requirements in systems using multiple DACs.
2. Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
3. The output voltage is trimmed to a full scale accuracy of $\pm 0.05\%$. Settling time to $\pm 1/2\text{LSB}$ is 8 microseconds maximum.
4. An internal 10 volt reference is available or an external reference can be used. With an external reference, the AD390 gain TC is $\pm 5\text{ppm}/^\circ\text{C}$ maximum.
5. The proprietary monolithic DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
6. The 28-pin double-width hybrid package provides extremely high functional density. No external components or adjustments are required to provide the complete function.
7. The AD390SD and AD390TD feature guaranteed accuracy and linearity over the -55°C to $+125^\circ\text{C}$ temperature range.

SPECIFICATIONS ($T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise specified)

Model	AD390JD/SD			AD390KD/TD			Units		
	Min	Typ	Max	Min	Typ	Max			
DATA INPUTS (Pins 1-12 and 23-28) ¹ Except Pin 24 TTL or 5 Volt CMOS Input Voltage Bit ON (Logic "1") Bit OFF (Logic "0") Input Current (Pin 24 is 3 × Larger) Bit ON (Logic "1") Bit OFF (Logic "0")	+2.0		+5.5 +0.8	+2.0		+5.5 +0.8	V V μA μA		
RESOLUTION			12			12	Bits		
OUTPUT ² Voltage Range ³ Current Settling Time (to $\pm 1/2$ LSB)			± 10 5 8			± 10 5 8	V mA μs		
ACCURACY Gain Error (w/ext. 10.000V reference) Offset Linearity Error Differential Linearity Error			± 0.05 ± 0.025 $\pm 1/4$ $\pm 1/2$			± 0.1 ± 0.05 $\pm 3/4$ $\pm 3/4$	± 0.025 ± 0.012 $\pm 1/8$ $\pm 1/4$	± 0.05 ± 0.025 $\pm 1/2$ $\pm 1/2$	% of FSR ⁴ % of FSR LSB LSB
TEMPERATURE DRIFT Gain (internal reference) (external reference) Zero Linearity Error $T_{\min} - T_{\max}$ Differential Linearity			± 40 ± 10 ± 10 $\pm 1/2$			± 20 ± 5 ± 5 $\pm 1/4$	$\pm 1/2$ $\pm 1/2$	ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$ LSB	
MONOTONICITY GUARANTEED OVER FULL TEMPERATURE RANGE									
CROSS TALK ⁵		0.1			0.1		LSB		
REFERENCE OUTPUT Voltage (without load) Current (available for external use)	9.997 2.5	10.000 3.5	10.003	9.997 2.5	10.000 3.5	10.003	V mA		
REFERENCE INPUT Input Resistance Voltage Range		10^{10}			10^{10}		Ω V		
POWER REQUIREMENTS Voltage ⁶ Current + V_S - V_S	± 13.5	± 15	± 16.5	± 13.5	± 15	± 16.5	V mA mA		
POWER SUPPLY GAIN SENSITIVITY + V_S - V_S		0.002 0.0025	0.006 0.006		0.002 0.0025	0.006 0.006	%FS/% %FS/%		
TEMPERATURE RANGE Operating (Full Specifications)J, K S, T Storage	0 -55 -65		+70 +125 +150	0 -55 -65		+70 +125 +150	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$		

NOTES

¹Timing specifications appear in Table II.

²The AD390 outputs are guaranteed stable for load capacitances up to 300pF.

³ $\pm 10\text{V}$ range is standard. A 0 to 10V version is available on special order. Consult the factory.

⁴FSR means Full Scale Range and is equal to 20V for a $\pm 10\text{V}$ range.


⁵Crosstalk is defined as the change in any one output as a result of any other output being driven from -10V to $+10\text{V}$ into a 2k Ω load.

⁶The AD390 can be used with supply voltage as low as $\pm 11.4\text{V}$, Figure 10.

Specifications subject to change without notice.



**PIN CONFIGURATION
TOP VIEW**



ABSOLUTE MAXIMUM RATINGS

- +V_S to DGND 0 to +18V
- V_S to DGND 0 to -18V
- Digital Inputs (Pins 1-12, 23-28) to DGND . . . -10 to +7V
- Ref In to DGND ±V_S
- AGND to DGND ±0.6V
- Analog Outputs (Pins 16, 18-21)
. Indefinite Short to AGND or DGND
. Momentary Short to ±V_S

ORDERING GUIDE

Model	Temperature Range	Gain Error 25°C	Linearity Error T_{min} - T_{max}	Package Option*
AD390JD	0 to +70°C	±4LSB	±3/4LSB	DH-28
AD390KD	0 to +70°C	±2LSB	±1/2LSB	DH-28
AD390SD	-55°C to +125°C	±4LSB	±3/4LSB	DH-28
AD390TD	-55°C to +125°C	±2LSB	±1/2LSB	DH-28

*See Section 13 for package outline information.

Digital Circuit Details

DATA AND CONTROL SIGNAL FORMAT

The AD390 accepts 12-bit parallel data in response to control signals $\overline{CS1}$ - $\overline{CS4}$, $\overline{A0}$ and $\overline{A1}$. The input registers are double-buffered, allowing any register to be updated independently of the others. As detailed in Table I, the four chip select lines are used to address the DAC register of interest. It is permissible to have more than one chip select active at any time. The first rank register of a given DAC is loaded by bringing the appropriate chip select and $\overline{A0}$ both low. The second rank register of any DAC can then be loaded by bringing the appropriate chip select $\overline{A1}$ both low. If $\overline{CS1}$ - $\overline{CS4}$ are all brought low coincident with $\overline{A1}$ low, all four DAC outputs will be updated to the value in the corresponding first rank register. All control inputs are level-triggered and may be hard-wired low to render any register (or group of registers) transparent.




Figure 1. AD390 Functional Block Diagram

$\overline{CS1}$	$\overline{CS2}$	$\overline{CS3}$	$\overline{CS4}$	$\overline{A1}$	$\overline{A0}$	Operation
1	1	1	1	X	X	No Operation
X	X	X	X	1	1	No Operation
0	1	1	1	1	0	Enable 1st rank of DAC 1
1	0	1	1	1	0	Enable 1st rank of DAC 2
1	1	0	1	1	0	Enable 1st rank of DAC 3
1	1	1	0	1	0	Enable 1st rank of DAC 4
0	1	1	1	0	1	Load DAC 1 second rank from first rank
1	0	1	1	0	1	Load DAC 2 second rank from first rank
1	1	0	1	0	1	Load DAC 3 second rank from first rank
1	1	1	0	0	1	Load DAC 4 second rank from first rank
0	0	0	0	0	0	All latches transparent


Table I. AD390 Truth Table

TIMING

The AD390 control signal timing is fairly straightforward. $\overline{A0}$, $\overline{A1}$ and $\overline{CS1}$ - $\overline{CS4}$ must be concurrently valid for at least 100ns for a desired operation to occur. When loading data from a bus into the first rank register, the data inputs must be stable for at least 50ns before any control signal returns high. Data can change immediately after the control signals are inactive. When loading the second rank registers from the first rank, it is possible to exercise the chip select inputs at the same time as $\overline{A1}$. DAC settling time is measured from the falling edge of whichever control signal last becomes valid.

WRITE CYCLE #1

(Load First Rank from Data Bus; $\overline{A1} = 1$)



WRITE CYCLE #2

(Load Second Rank from First Rank; $\overline{A0} = 1$)




Figure 2. Timing Diagrams

Symbol	Parameter	Min	Typ	Max	Units
t_{AW}	$\overline{CS1}$ - $\overline{CS4}$ Valid before $\overline{A0}$ Rising Edge	100			ns
t_{WP}	$\overline{A0}$, $\overline{A1}$ Low Time	100			ns
t_{DW}	DB11-DB0 valid before $\overline{A0}$ Rising Edge	50			ns
t_{DH}	DB11-DB0 valid after $\overline{A0}$ Rising Edge	10			ns
t_{AS}	$\overline{CS1}$ - $\overline{CS4}$ valid before $\overline{A1}$ Low	0			ns
t_{SETT}	Output Voltage Settling Time		4	8	μ s

Table II. AD390 Timing Specifications

INTERFACING THE AD390 TO MICROPROCESSORS

The AD390 control logic provides simple interface to microprocessors. The latches are fast enough to operate with even the fastest processors.

16-Bit Processors

The AD390 is a 12-bit resolution DAC system and is easily interfaced to 16-bit wide data buses. Several possible addressing configurations exist.

In the circuit of Figure 3, the AD390 second rank registers are made transparent by hard-wiring $\overline{A1}$ low. A system \overline{WR} signal is used to drive the $\overline{A0}$ control input and a 74LS138 decoder driven from the least significant address bits provides the active-low $\overline{CS1}$ through $\overline{CS4}$ signals. In this circuit, only one DAC at a time may be updated. If simultaneous update of all four DACs is required, a slightly different addressing scheme is used. The circuit shown in Figure 4 allows selection of either register of any DAC at the expense of larger memory space requirements. In this circuit, address lines $\overline{A0}$ through $\overline{A3}$ each select a single DAC of the four contained in the AD390. The use of a separate address line for each DAC allows several DACs to be accessed

simultaneously. The address lines are gated by the simultaneous occurrence of a system \overline{WR} and the appropriately decoded base address. Selection of first rank or second rank register for any DAC is done by using two additional address bits. The AD390 thus occupies a block of 64 memory word locations but offers considerable flexibility in DAC updating.

In this addressing scheme, the A5 and A4 lines divide the 64 locations into 4 blocks. When both A5 and A4 are high, no operation occurs. When A5 and A4 are both low, data written into any one of the DACs (selected by A3-A0) will immediately update that analog output. In the address block where A4 is low and A5 is high, data is written into the first rank register of the selected DAC (or DACs). When A5 is low and A4 is high, data previously written into the first rank register of the selected DAC is transferred to the second rank register, which updates the analog output. It is particularly useful to perform a \overline{WR} operation with A5 low, A4 high, and A3 through A0 all low (base address plus 32) since this action will cause all four DAC outputs to be simultaneously updated to the values previously written into the first rank registers.

In both addressing schemes shown, A0 represents the least significant word address bit. In most 16-bit systems this will be the A1 address line. Data may reside in either the 12MSBs (left-justified) or the lower 12 bits (right-justified). Left jus-

tification is useful when the data word represents a binary fraction of full scale, while right-justified data usually represents an integer value between 0 and 4095.

8-Bit Processors

Since the AD390 is designed to accept data in 12-bit words, an external latch is required in order to interface with 8-bit buses. Thus each DAC in the AD390 occupies 2 memory locations. The choice of data format is similar to the choice in the 16-bit bus interface. The data can either be right-justified (one byte contains the 8LSBs and another the 4MSBs in the bottom half of the byte) or left-justified (where one byte contains the 8MSBs and another the 4LSBs in the top half of the byte). The addressing scheme illustrated in Figure 6 allows 12-bit data to be sent to the first rank register of any DAC in a right-justified format. The first rank register of DAC occupies two memory locations—a write to the even (A0 low) address stores the 4MSBs of the DAC data in a 74LS173 quad latch. When the 8LSBs are written to the odd address (A0 = 1), the eight bits present on the data bus and the four bits held in the 74LS173 are strobed into the first rank register of the selected DAC. Address bits A1 through A4 select the DAC to be addressed, while A6 and A5 enable either the first or second rank register (or both) as in the 16-bit interface of Figure 4.






Figure 3. AD390-16-Bit Bus Interface



a. Right-Justified Data ($0 \leq D \leq 4095$);
 $V_{OUT} = -10V + (4.883mV \times D)$



b. Left-Justified Data ($0 \leq D \leq \frac{65520}{65536}$);
 $V_{OUT} = -10V + (20V \times D)$

Figure 5. 12-Bit Data Formats for 16-Bit Bus




Figure 4. Alternate 16-Bit Bus Interface




Figure 6. AD390-8-Bit Bus Interface Connections

Analog Circuit Details

REFERENCE CONNECTIONS

The AD390 is equipped with a precision internal reference voltage of 10.00 volts, trimmed to within ± 3 millivolts. This reference is available for external use and can typically supply up to 3.5 milliamps of output current. In normal operation, this reference is connected to pin 17 (REF IN), which establishes the ± 10 volt output scale. The internal reference is sufficiently accurate for most applications, however, if a master system reference is available, or if a range other than $\pm 10V$ ($\pm 10.24V$, for example) is desired, an external reference may be used. It is recommended that the reference used with the AD390 be at least 5 volts and at most 11 volts to preserve specified linearity.

Digital Input Code	Analog Output Voltage	
0000 0000 0000	-10.000V	- Full Scale
0100 0000 0000	-5.000V	- 1/2 Scale
1000 0000 0000	0.000V	Zero
1000 0000 0001	+4.88mV	+ 1LSB
1100 0000 0000	+5.000V	+ 1/2 Scale
1111 1111 1111	+9.9951V	+ Full Scale - 1LSB

Table III. AD390 Analog Output vs. Digital Input ($\pm V$ Scale)

GROUNDING RULES

The AD390 includes two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (pin 13) and AGND (pin 15). The DGND pin is the return for the supply currents of the AD390, and serves as the reference point for the digital input thresholds. Thus DGND should be connected to the same ground as the digital circuitry which drives the AD390.

Pin 15, AGND, is the high quality analog ground connection. This pin should serve as the reference point for all analog circuitry which follows the AD390. It is recommended that any analog signal path carrying significant currents have its own return connection to pin 15 as shown in Figure 7.




Figure 7. Recommended Ground Connections

Several complications arise in practical systems, particularly if the load is referred to a remote ground. These complications include dc gain errors due to wiring resistance between DAC and load, noise due to currents from other circuits flowing in

power ground return impedances, and offsets due to multiple load currents sharing the same signal ground returns. While the AD390 outputs are accurately developed between the output pin and pin 15 (AGND), delivering these signals to remote loads can be a problem. These problems are compounded if a current booster stage is used, or if multiple AD390 packages are used. Figure 8 illustrates the parasitic impedances which influence output accuracy.




Figure 8. Grounding Errors in Multiple-AD390 Systems

An output buffer configured as a subtractor as shown in Figure 9 can greatly reduce these errors. First, the effects of voltage drops in wiring resistances is eliminated by sensing the voltage directly at the load with R4. The voltage drops caused by currents flowing through Z_{GA} are eliminated by sensing the remote ground directly with R3. Resistors R1 through R4 should be well matched in order to achieve maximum rejection of the voltage appearing across Z_{GA} . Resistors matched to within one percent (including the effects of R_{W2} and R_{W3}) will reduce ground interaction errors by a factor of 100.




Figure 9. Use of Subtractor Amplifier to Preserve Accuracy

POWER SUPPLY DECOUPLING

The power supplies used with the AD390 should be well filtered and regulated. Local supply decoupling consisting of a $10\mu F$ tantalum capacitor in parallel with $0.1\mu F$ ceramic is suggested. The decoupling capacitors should be connected between the AD390 supply pins and the load ground (ideally the AGND pin). If an output booster is used, its supplies should also be decoupled to the load ground.

OPERATION FROM ± 12 VOLT SUPPLIES

The AD390 may be used with ± 12 volt $\pm 5\%$ power supplies if certain conditions are met. The most important limitation is the output swing available from the output op amps. These amplifiers are capable of swinging only as far as 3 volts from either supply. Thus, the normal ± 10 volt output range cannot be used. Changing the output scale is accomplished by changing the reference voltage. With a supply of ± 11.4 volts (5% less than ± 12 V), the output range is restricted to a maximum ± 8.4 V swing. It may be useful to scale the output at ± 8.192 volts (yielding a scale factor of 4 millivolts per LSB). The required 8.192V reference can be derived from a precision, low TC divider from the internal $+10.000$ V reference. The only restriction is that the total load resistance presented to the $+10.000$ V reference output must be at least $10\text{k}\Omega$ for -55°C to $+125^\circ\text{C}$ temperature range 12 volt applications. Figure 10 shows a suggested circuit to set up a ± 8.192 V output range. Multiple AD390 units can share the same resistive divider-generated reference since the REF IN terminal is very high impedance.




Figure 10. Connections for ± 8.192 V Full Scale (Recommended for ± 12 V Power Supplies)

IMPROVING FULL-SCALE STABILITY

In large systems using multiple AD390s, it may be desirable for all devices to share a common reference. While it is possible to use the reference output for one device to provide a reference for all devices, use of an external precision reference can greatly improve system accuracy and temperature stability. The external reference should be at least $+5$ V and at most $+11$ V to preserve DAC linearity.

The AD2710 is a suitable reference source for such systems. It features a guaranteed maximum temperature coefficient of $\pm 1\text{ppm}/^\circ\text{C}$, compared with the 10 to $20\text{ppm}/^\circ\text{C}$ drift of the AD390 internal reference. The combination of the AD2710LN and AD390KD shown in Figure 11 will yield a multiple-DAC system with maximum full-scale drift of $\pm 6\text{ppm}/^\circ\text{C}$ and excellent tracking.






Figure 11. Low Drift AD390 Configuration

OUTPUT CURRENT BOOSTING

The output amplifiers used in the AD390 are capable of supplying a ± 10 volt swing into a resistive load of $2\text{k}\Omega$ or greater. Stability is guaranteed for load capacitance up to 300pF . Larger load capacitance may cause severe overshoot and possible oscillation. The settling characteristic of the AD390 output amplifier is shown in Figure 12.



a. All Bits OFF-to-ON



b. All Bits ON-to-OFF

Figure 12. AD390 Settling Characteristic

In many applications, including automatic test equipment, the load presented to the AD390 may be less than $2\text{k}\Omega$ or include large capacitance. In such cases, it is advisable to use a buffer amplifier capable of delivering rated output to the most severe load anticipated. The AD382, for example, can supply ± 10 V into a 200Ω load and the AD3554 is suitable for load resistances down to 100Ω . In applications where errors due to output boosting must be minimized, the composite amplifier shown in Figure 13 provides excellent dc stability as well as 100mA output drive capability.




Figure 13. Composite Amplifier for Increased Output Drive

APPLICATIONS

The functional density of the AD390 permits complex analog functions to be produced under digital control, where board space requirements would otherwise be prohibitive. Multiple-output plotters, multi-channel displays and complex waveform generation and multiple programmable voltage sources can all be implemented with the AD390 in a fraction of the space which would be needed if separate DACs were used.

PROGRAMMABLE WINDOW COMPARATOR

The AD390 can be used to perform limit testing of responses to digitally-controlled input signals. For example, two DACs may be used to generate software-controlled test conditions for a component or circuit. The response to these input conditions can either be completely converted from analog to digital or simply tested against high and low limits generated by the two remaining DACs in the AD390.

In the circuit of Figure 14 two AD311 voltage comparators are used with an AD390 to test the output of a 5 volt power supply regulator. The AD390 V_{OUT1} output (through an appropriate current booster) drives the input to the regulator to simulate variations in input voltage. The output of the regulator is applied to comparators 1 and 2, with their outputs wire-ORed with LED indicators as shown. The test limits for each comparator are programmed by the AD390 V_{OUT2} and V_{OUT3} outputs. When the output of the device under test is within the limits, both comparators are off and D1 lights. If the output is above or below the limits, either D4 or D5 lights.




Figure 14. Programmable Window Comparator Used In Power Supply Testing

USING THE AD390 FOR ANALOG-TO-DIGITAL CONVERSION

Many systems require both analog output and analog input capability. While complete integrated circuit analog-to-digital converters (such as the AD574A) are readily available, the AD390 can be used as the precision analog section of an ADC if some external logic is available. Several types of analog-to-digital converters can be built with a DAC, comparator, and control logic, including staircase, tracking, and successive-approximation types. In systems which include a microprocessor, only a comparator must be added to the AD390 to accomplish the ADC function since the processor can perform the required digital operations under software control. A suitable circuit is shown in Figure 15. The AD311 comparator compares the unknown input voltage to one of the AD390 outputs for the analog-to-digital conversion, while the other three outputs are used as normal DACs. The diode clamp shown limits the voltage swing at the comparator input and improves conversion speed. With careful layout, a new comparison can be performed in less than 10 microseconds, resulting in 12-bit successive approximation conversion in under 120 microseconds. The benefit of the AD390 in this application is that one ADC and three DACs can be implemented with only two IC packages (the AD390 and the comparator).




Figure 15. Using One AD390 Output for A/D Conversion

FEATURES

Data Readback Capability
Four Complete, Voltage Output, 12-Bit DACs in One 32-Pin Hermetic Package
Fast Bus Access: 40ns max, T_{min} - T_{max}
Asynchronous Reset to Zero Volts
Minimum of Two TTL Load Drive (Readback Mode)
Double-Buffered Data Latches
Monotonicity Guaranteed T_{min} - T_{max}
Linearity Error $\pm 1/2LSB$
Low Digital-to-Analog Feedthrough, 2nV sec typ
Factory Trimmed Gain and Offset
Low Cost

PRODUCT DESCRIPTION

The AD392 is a quad 12-bit, high-speed, voltage output digital-to-analog converter with readback in a 32-pin hermetically sealed package. The design is based on a custom IC interface to complete 12-bit DAC chips which reduces chip count and provides high reliability. The AD392 is ideal for systems requiring digital control of many analog voltages and for the monitoring of these analog voltages especially where board space is a premium. Such applications include ATE, robotics, process controllers and precision filters.

Featuring maximum access time of 40ns, the AD392 is capable of interfacing to the fastest of microprocessors. The readback capability provides a diagnostic check between the data sent from the microprocessor and the actual data received and transferred to the DAC. When RESET is low, all four DACs are simultaneously set to (bipolar) zero providing a known starting point.


The AD392 is laser-trimmed to $\pm 1/2LSB$ integral linearity and $\pm 1LSB$ max differential linearity at $+25^{\circ}C$. Monotonicity is guaranteed over the full operating temperature range. The high initial accuracy and stability over temperature are made possible by the use of precision thin-film resistors.

The individual DAC registers are accessed by the address lines A0 and A1 and control lines \overline{CS} and 2ND UP. These control signals permit the registers of the four DACs to be loaded sequentially and the outputs to be simultaneously updated.

The AD392 outputs are calibrated for a $\pm 10V$ output range with positive true offset binary input coding.

The AD392 is packaged in a 32-lead ceramic package and is hermetically sealed. The AD392 is specified for operation over the 0 to $+70^{\circ}C$ temperature range.

AD392 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. The AD392 is packaged in a 32-pin DIP and is a complete solution to space constraint multiple DAC applications.
2. Readback capability provides system monitor of DAC output useful in ATE, robotics or any closed-loop system.
3. Fast bus access time of 40ns maximum allows for fast system updating compatible with high-speed microprocessing.
4. Simultaneous reset to zero volts output is extremely useful for system calibration or simply when all DAC outputs must initially start at zero volts.
5. Readback drive capability of two TTL loads virtually eliminates the need to buffer.
6. Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors.
7. Monolithic DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
8. Low digital-to-analog feedthrough (2nV sec typ) is maintained to assure DAC accuracy.
9. New pin stake package provides a low-cost solution to cost constraint applications.

SPECIFICATIONS

($V_{CC} = +15V$, $V_{EE} = -15V$, $V_{DD} = +5V$, $T_A = +25^\circ C$, unless otherwise specified)

Parameter	Min	AD392 Typ	Max	Units	Comments
DATA INPUTS (Pins 1-13, 16-18, 30-32)					
TTL Compatible					
Input Voltage					
Bit ON (Logic "1")	+2.0		+ V_{DD}	V	$V_{DD} = 5.25V$
Bit OFF (Logic "0")	DGND		+0.8	V	$V_{DD} = 4.75V$
Input Current					
+25°C	-2		+2	μA	$V_{IN} = V_{DD}$ or GND
T_{min} to T_{max}	-20		+20	μA	$V_{IN} = V_{DD}$ or GND
RESOLUTION			12	Bits	
OUTPUT					
Bidirectional Outputs (Pins 2-13)					
Voltage Output Low ($I_{OL} = +4.0mA$)	0		+0.4	V	
Voltage Output High ($I_{OH} = -4.0mA$)	+2.4		V_{DD}	V	
Tristate Output Leakage					
T_{min} to T_{max}	-20		+20	μA	See Note 1
DAC Output Voltage Range					
Current Range	-5	± 10	+5	mA	
Short Circuit Current			+40	mA	
STATIC ACCURACY					
Gain Error	-0.1	± 0.05	+0.1	% of FSR	
Offset	-0.05	± 0.025	+0.05	% of FSR	
Bipolar Zero		± 0.025		% of FSR	
Integral Linearity Error	-0.5	± 0.25	+0.5	LSB	
Differential Linearity Error	-1	± 0.5	+1	LSB	
TEMPERATURE PERFORMANCE					
Gain Drift	-25	± 20	+25	ppm FSR/ $^\circ C$	
Offset Drift	-25	± 20	+25	ppm FSR/ $^\circ C$	
Integral Linearity Error					
T_{min} to T_{max}	-1		+1	LSB	
Differential Linearity Error	- Monotonicity Guaranteed Over Full Temperature Range -				
AC ANALOG PERFORMANCE					
Settling Time (to $\pm 1/2LSB$)					
Change All Register Inputs					
From +5V to 0V/0V to +5V			4	μs	See Note 2
For LSB Change		1	2	μs	
Slew		10		V/ μs	
Digital-to-Analog Glitch Impulse		2		nV sec	See Note 3
Crosstalk		0.1		LSB	See Note 4
POWER REQUIREMENTS					
+ V_{CC} , - V_{EE}	± 13.5		± 16.5	V	
+ V_{DD}	+4.5		+5.5	V	
Current (All Digital Inputs DGND or + V_{DD} ONLY, No Load)					
I_{CC}		26	44	mA	
I_{EE}		62	82	mA	
I_{DD}		7.2	13	mA	
Power Dissipation		1356	1955	mW	See Note 5
POWER SUPPLY GAIN SENSITIVITY					
+ V_{CC} , V_{DD} , - V_{EE}			0.002	%FS/% V_S	See Note 6
TEMPERATURE RANGE					
Operating (Full Specifications)	0		+70	$^\circ C$	
Storage	-65		+150	$^\circ C$	

NOTES

¹ $V_{OUT} = V_{DD}$ or DGND.

²Referenced to trailing rising edge of \overline{WR} .

³Digital-to-Analog Glitch Impulse: This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. Specified as the area of the glitch in nV secs.

⁴Crosstalk is defined as the change in any one output as a result of any other output being driven from -10V to +10V into a 2k Ω load.

⁵ θ_{jc} approximately 10 $^\circ C/W$.

⁶+ V_{CC} , + V_{DD} , - V_{EE} are $\pm 10\%$.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

+V_{CC} to AGND (Any DAC) 0 to +18V
 -V_{EE} to AGND (Any DAC) 0 to -18V
 +V_{DD} to DGND -0.3V to +7V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

Digital Inputs to DGND

(Pins 1-13, 16-18, 30-32) -0.3V to +7V
 Analog Outputs (Pins 20, 22, 26, 28)

Short Circuit Duration Indefinite
 (+V_{CC}, -V_{EE} or AGND)


Storage Temperature -65°C to +150°C

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATION



ORDERING GUIDE

Model	Temperature Range	Gain Error	Linearity Error T _{min} -T _{max}	Package Option*
AD392JV	0 to +70°C	±4LSB	±1LSB	DH-32E

*See Section 13 for package outline information.

Theory of Operation

The AD392 is a quad 12-bit digital-to-analog converter with readback capability. The analog portion of the AD392 includes four bipolar process digital-to-analog converters. Each DAC contains current steering switches and a resistor ladder network which is laser-wafer trimmed for 12-bit accuracy. A precision output amplifier for voltage out operation and an internal highly stable voltage reference are all integrated on a single chip. The DAC is fixed to run in bipolar, 20V span analog output mode as shown in Table I.

Data Input	Analog Output	Analog Output Voltage
1111 1111 1111	$+1 \cdot (V_{REFIN}) \left[\frac{2047}{2048} \right]$	+ 9.9951V + Full Scale - 1LSB
1100 0000 0000	$+1 \cdot (V_{REFIN}) \left[\frac{1024}{2048} \right]$	+ 5.000V + 1/2 Scale
1000 0000 0001	$+1 \cdot (V_{REFIN}) \left[\frac{1}{2048} \right]$	+ 4.88mV + 1LSB
1000 0000 0000	$+1 \cdot (V_{REFIN}) \left[\frac{0}{2048} \right]$	+ 0.000V Zero
0111 1111 1111	$-1 \cdot (V_{REFIN}) \left[\frac{1}{2048} \right]$	- 4.88mV - 1LSB
0100 0000 0000	$-1 \cdot (V_{REFIN}) \left[\frac{1024}{2048} \right]$	- 5.000V - 1/2 Scale
0000 0000 0000	$-1 \cdot (V_{REFIN}) \left[\frac{2048}{2048} \right]$	- 10.000V - Full Scale

Table I. AD392 Bipolar Code Table.

The digital portion of the AD392 includes the readback function, control logic and registers all integrated on a custom IC. Data can be latched into any one of the first rank registers by selecting the correct combination of address lines (A0 and A1) and CS. The second rank registers are controlled by the 2ND UP control line. Use of the 2ND UP line enables the DACs to be updated simultaneously. The digital word can be readback from the second rank registers by asserting the correct address lines, 2ND UP and RD command. The RD and WR commands control the bidirectional I/O port. The AD392 features a RESET command for simultaneous update of all DACs to 0 volts out. This is useful for easy system calibration.




Figure 1. AD392 Block Diagram

DATA AND CONTROL SIGNAL FORMAT

The double buffered registers of the AD392 are addressed by the CS, A1 and A0 lines. Each rank of registers is 12 bits wide and is presented in a straight offset binary notation. The first rank of registers are loaded sequentially, with valid CS, A1, A0 on the trailing rising edge of WR. The second rank of registers, on the other hand, are loaded simultaneously with the data which is in their corresponding first rank registers, with a valid CS and positive pulse of the 2ND UP command. (Note: All second rank registers can be made transparent by tying the 2ND UP line to a Logic "1".) The data loaded into the second rank registers represents the actual digital code which is on the input of the individual DACs. This data can be read back through the data port, with valid CS, A1 and A0, by taking the RD line to a Logic "0". The AD392 also features an asynchronous reset to zero volts for all four DACs by applying a negative pulse to the RESET line. Executing a reset replaces the contents of both ranks of registers with the bipolar zero code (MSB equals Logic "1", all other bits equal Logic "0".)

CS	A1	A0	WR	RD	RESET	2ND UP	Output
1	X	X	X	X	1	X	Chip Read/Write Disable
X	X	X	X	X	0	X	MSBs Go to 1, All Others Go to 0
0	X	X	X	X	1	1	All 2ND Rank Latches Transparent
0	X	X	X	X	1	0	All 2ND Rank Latches Latched
0	0	0	1	0	1	X	Read Back DAC1 2ND Rank
0	0	0		1	1	X	Write to 1ST Rank DAC1
0	0	1	1	0	1	X	Read Back DAC2 2ND Rank
0	0	1		1	1	X	Write to 1ST Rank DAC2
0	1	0	1	0	1	X	Read Back DAC3 2ND Rank
0	1	0		1	1	X	Write to 1ST Rank DAC3
0	1	1	1	0	1	X	Read Back DAC4 2ND Rank
0	1	1		1	1	X	Write to 1ST Rank DAC4

Symbols: X = Don't Care
 1 = Logic High
 0 = Logic Low
 = Positive Trailing Edge Triggered

Table II. AD392 Truth Table

TIMING

The timing diagrams (Figures 2 and 3) illustrate the precise relationship between control signals, address signals and the data. The address lines (\overline{CS} , A1, A0) as well as the data (D0-D11) must be valid a minimum of 15ns before a \overline{WR} is executed, and the data must remain valid a minimum of 15ns after the \overline{WR} has been executed. Minimum pulse width for the \overline{WR} , 2ND UP and \overline{RESET} commands is 15ns. Similarly, the address lines (\overline{CS} , A1, A0) must be valid a minimum of 15ns before a \overline{RD} is executed. Data will be valid a maximum of 40ns after \overline{RD} goes low. (Note: This is a MAXIMUM and, therefore, data should be off the bus just before \overline{RD} goes low to avoid bus contention problems, i.e., damage to the device, data bus oscillations which may result in latching erroneous data in the registers.) Data will be off the bus a maximum of 30ns after RD goes high. (Note: This is a MAXIMUM and, therefore, the data read should be completed just before RD goes high to avoid reading erroneous data.) DAC settling time is measured from the trailing rising edge of the \overline{WR} signal.




Figure 2. AD392 Write/Read Cycle Timing Diagram




Figure 3. AD392 Read Cycle Timing Diagram

Symbol	Parameter	Min	Max	Unit
t_{DS}	Device Select	15		ns
t_W	Write/Update/Reset Pulse Width	15		ns
t_{SU}	Data Setup Time	15		ns
t_{HD}	Data Hold Time	15		ns
t_{RS}	Reset Valid for Read		35	ns
t_{VR}	Read Valid After Write	30		ns
t_{DDS}	Device De-Select (from Read Data to Tristate)	40		ns
$t_{BA\ ON}$	Bus Access On Time	40		ns
$t_{BA\ OFF}$	Bus Access Off Time	30		ns
t_{L1}	Minimum Latch Delay after Write/	10		ns
t_{L2}	Minimum Latch Delay after Next Write/	5		ns
t_{TR}	2ND Rank Transparent for Valid Read	25		ns
t_{TD}	2ND Rank Transparent to DAC Port Outputs		40	ns
$t_{R\uparrow}, t_{F\downarrow}$	Data Rise, Fall Times	0	5	ns

NOTES

Timing between pulses measured at 50% points.

Bus access on time measured from 50% point of read going low to active high (2.4) or active low (0.4) (see Figures 4 and 5).

Bus access off time measured from 50% point of read going high to point at which voltage trails away from active high or low under standard tristate load conditions (see Figure 6).

Table III. AC Characteristics: $V_{DD} = 5.0V \pm 10\%$; $0 \leq T_A \leq +70^\circ C$; $V_{IN} = V_{DD}$ or DGND




Figure 4. Typical Bus Access Off Time ($t_{BA\ Off}$)




Figure 5. Typical Bus Access On Time ($t_{BA\ On}$)




Figure 6. Standard Tristate Load Circuit

SETTLING TIME

The output amplifiers used in the AD392 are capable of supplying a ± 10 volt swing into a resistive load of $2k\Omega$ or greater. The settling characteristics of the output amplifier is shown in Figure 7. The test setup used to determine settling time is shown in Figure 8.

POWER SUPPLY DECOUPLING

The power supplies used with the AD392 should be well filtered and regulated. Internally the $+V_{CC}$ and $-V_{EE}$ supplies are independently decoupled about each DAC with $0.039\mu\text{F}$ chip capacitors to their corresponding AGND. Therefore, if the grounding scheme of Figure 9 is used, it should be sufficient to place a $4.7\mu\text{F}$ tantalum electrolytic capacitor across the $+V_{CC}$ and $-V_{EE}$ supplies. Decoupling the $+V_{DD}$ supply to DGND should be done in the same manner, however, using a parallel combination of $0.047\mu\text{F}$ ceramic and a $4.7\mu\text{F}$ tantalum electrolytic capacitor.




Figure 7. AD392 V_O Settling 20V Step




Figure 8. AD392 V_O Settling Time Circuit

GROUNDING RULES

The AD392 has been designed with four independent DAC analog grounds and a separate digital ground return pin. The analog ground pins are not only the reference points for the individual voltage outputs, they also serve as the return path for the switched DAC bit input currents. These rapidly switching currents may be as large as several milliamps for each DAC and, therefore, should be returned to a low impedance node to avoid code dependent linearity errors, digital-to-analog feed-through and crosstalk between DAC outputs. It is recommended that all four DAC analog grounds and the digital ground be tied together at the package for optimal performance. $+V_{CC}$ and $-V_{EE}$ grounds can be tied together back at the system supply and brought up to the AD392 together, whereas the $+V_{DD}$ ground is tied to the other grounds at the package and not back at the system supply. This configuration is recommended because

the DAC bit input currents are sourced from the $+V_{DD}$ supply and should return by the shortest possible path and not down the analog return (see Figure 9 for details.).




Figure 9. AD392 Recommended Circuit Schematic

CIRCUIT DETAILS

The following two suggestions are intended to aid the user in the normal operation of the AD392:

- Bus Termination:** The bidirectional tristateable port of the AD392 (as well as the digital inputs) should not be allowed to "float". These functions are provided by a custom CMOS integrated circuit having an input control circuit which is essentially the common gate contact of a pair of P and N channel MOS devices connected in series between the $+V_{DD}$ and DGND supply lines. An unterminated bus allows the gate potential to float to a point where both channels are partially "on" creating an ohmic path across the supply. Therefore, to avoid excessive supply current drain and possible reflections of the digital signal the bus should be terminated in its characteristic impedance to DGND.
- Digital Signal Integrity and the $\overline{\text{RESET}}$ line:** The AD392 has been designed to respond to extremely fast data rates and as a result must operate with a "clean" bus to ensure that valid data is being transmitted (i.e., transients on the bus that cross thresholds with sufficient duration, 5ns-10ns, may cause data to become invalid just before a $\overline{\text{WR}}$ command). If the $\overline{\text{RESET}}$ line is not connected to this "clean" bus (i.e., connected to some sort of power on reset circuitry), then it is recommended that this line be decoupled with a minimum of 1000pf capacitor to avoid an unwanted asynchronous zero volt reset on all four DACs. If this signal is not used, it should be tied to $+V_{DD}$ at the package.

AD394/AD395

FEATURES

- Four Complete 12-Bit CMOS DACs with Buffer Registers
- Linearity Error $\pm 1/2\text{LSB } T_{\min}\text{-}T_{\max}$ (AD394, AD395K,T)
- Factory-Trimmed Gain and Offset
- Precision Output Amplifiers for V_{OUT}
- Full Four Quadrant Multiplication per DAC
- Monotonicity Guaranteed Over Full Temperature Range
- Fast Settling: $15\mu\text{s}$ Max to $\pm 1/2\text{LSB}$
- Available to MIL-STD-883 (See ADI Military Catalog)

PRODUCT DESCRIPTION

The AD394 and AD395 contain four 12-bit, high-speed, low power, voltage output multiplying digital-to-analog converters in a compact 28-pin hybrid package. The design is based on a proprietary latched 12-bit CMOS DAC chip which reduces chip count and provides high reliability. The AD394 and AD395 both are ideal for systems requiring digital control of many analog voltages where board space is at a premium and low power consumption a necessity. Such applications include automatic test equipment, process controllers, and vector stroke displays.


Both the AD394 and the AD395 are laser-trimmed to $\pm 1/2\text{LSB}$ max differential and integral linearity (AD394, AD395K,T) and full scale accuracy of ± 0.05 percent at 25°C . The high initial accuracy is made possible by the use of precision laser trimmed thin-film scaling resistors.

The individual DAC registers are accessed by the $\overline{\text{CS1}}$ through $\overline{\text{CS4}}$ control pins. These control signals allow any combination of the DAC select matrix to occur (see Table III). Once selected, the DAC is loaded with a single 12-bit wide word. The 12-bit parallel digital input interfaces to most 12- and 16-bit bus systems.

The AD394 outputs ($V_{\text{REFIN}} = +10\text{V}$) provide a $\pm 10\text{V}$ bipolar output range with positive-true offset binary input coding. The AD395 outputs ($V_{\text{REFIN}} = -10\text{V}$) provide a 0V to $+10\text{V}$ unipolar output range with straight binary input coding.

Both the AD394 and the AD395 are packaged in a 28-lead metal package and are available for operation over the 0 to $+70^\circ\text{C}$ and -55°C to $+125^\circ\text{C}$ temperature range.

AD394/AD395 FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

1. The AD394, AD395 offer a dramatic reduction in printed circuit board space in systems using multiple DACs.
2. The use of CMOS DACs provides low power consumption.
3. Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
4. The output voltage is trimmed to a full scale accuracy of $\pm 0.05\%$. Settling time to $\pm 1/2\text{LSB}$ is 15 microseconds maximum.
5. Maximum gain TC of $5\text{ppm}/^\circ\text{C}$ is achievable by both the AD394 and the AD395.
6. The monolithic CMOS DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
7. The 28-pin double-width hybrid package provides extremely high functional density.
8. Two or four quadrant multiplication can be achieved simply by applying the appropriate input voltage signal to the selected DAC's reference (V_{REFIN}).
9. Both the AD394S,TD and AD395S,TD feature guaranteed accuracy and linearity over the -55°C to $+125^\circ\text{C}$ temperature range.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $V_{\text{REFIN}} = 10\text{V}$, $V_S = \pm 15\text{V}$ unless otherwise specified)

Model	AD394JD/SD ¹ AD395JD/SD			AD394KD/TD ¹ AD395KD/TD			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS (Pins 1-16)² TTL or 5 Volt CMOS Compatible							
Input Voltage							
Bit ON (Logic "1")	+2.4		+5.5	+2.4		+5.5	V
Bit OFF (Logic "0")	0		+0.8	0		+0.8	V
Input Current		±4	±40		±4	±40	μA
RESOLUTION			12			12	Bits
OUTPUT							
Voltage Range ³							
AD394		± V_{REFIN}			± V_{REFIN}		V
AD395		0V to $-(V_{\text{REFIN}})$			0V to $-(V_{\text{REFIN}})$		V
Current	5			5			mA
STATIC ACCURACY							
Gain Error		±0.05	±0.1		±0.025	±0.05	% of FSR ⁴
Offset		±0.025	±0.05		±0.012	±0.025	% of FSR
Bipolar Zero (AD394)		±0.025			±0.012		% of FSR
Integral Linearity Error ⁵		±1/4	±3/4		±1/8	±1/2	LSB
Differential Linearity Error		±1/2	±3/4		±1/4	±1/2	LSB
TEMPERATURE PERFORMANCE							
Gain Drift			±10			±5	ppm FSR/°C
Offset Drift			±10			±5	ppm FSR/°C
Integral Linearity Error ⁵							
T_{min} to T_{max}		±1/2	±3/4		±1/4	±1/2	LSB
Differential Linearity Error		MONOTONICITY GUARANTEED OVER FULL TEMPERATURE RANGE					
REFERENCE INPUTS							
Input Resistance	5		25	5		25	kΩ
Voltage Range	-11		+11	-11		+11	V
DYNAMIC PERFORMANCE							
Settling Time (to ±1/2LSB)							
$V_{\text{REFIN}} = +10\text{V}$, Change All Digital Inputs from +5.0V to 0V		10	15		10	15	μs
$V_{\text{REFIN}} = 0$ to 5V Step, All Digital Inputs = 0V		10	15		10	15	μs
Reference Feedthrough Error ⁶							
AD395		5			5		mV p-p
AD394		See Figure 1			See Figure 1		
Digital-to-Analog Glitch Impulse ⁷		250			250		nV sec
Crosstalk							
Digital Input (Static) ⁸		0.1			0.1		LSB
Reference ⁹		2.0			2.0		mV p-p
POWER REQUIREMENTS							
Supply Voltage ¹⁰	±13.5		±16.5	±13.5		±16.5	V
Current (All Digital Inputs 0V or +5V)							
+ V_S		20	22		20	22	mA
- V_S		18	28		18	28	mA
Power Dissipation		570	750		570	750	mW
POWER SUPPLY GAIN SENSITIVITY							
+ V_S		0.002	0.006		0.002	0.006	%FS/%
- V_S		0.0025	0.006		0.0025	0.006	%FS/%
TEMPERATURE RANGE							
Operating (Full Specifications) J, K	0		+70	0		+70	°C
S, T	-55		+125	-55		+125	°C
Storage	-65		+150	-65		+150	°C

NOTES

¹AD394 and AD395 S and T grades are available to MIL-STD-883, Method 5008, Class B. See Analog Devices Military Catalog (1987) for proper part number and detail specification.

²Timing specifications appear in Table IV and Figure 5.

³Code tables and graphs appear on Theory of Operation page.

⁴FSR means Full Scale Range and is equal to 20V for a ±10V bipolar range and 10V for 0 to 10V unipolar range.

⁵Integral nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function.

⁶For AD395 (unipolar), DAC register loaded with 0000 0000 0000, $V_{\text{REFIN}} = 20\text{V p-p}$, 10kHz sinewave. For AD394 (bipolar), $V_{\text{REFIN}} = 20\text{V p-p}$, 60 and 400Hz.

⁷This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nVs and is measured with $V_{\text{REFIN}} = \text{AGND}$.

⁸Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from V_{OUTMIN} to V_{OUTMAX} into a 2kΩ load by means of varying the digital input code.

⁹Reference crosstalk is defined as the change in any one output as a result of any other output being driven from V_{OUTMIN} to V_{OUTMAX} @ 10kHz into a 2kΩ load by means of varying the amplitude of the reference signal.

¹⁰The AD394 and the AD395 can be used with supply voltages as low as ±11.4V, Figure 10.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

+V _S to DGND	-0.3V to +17V
-V _S to DGND	+0.3V to -17V
Digital Inputs (Pins 1-16) to DGND	-0.3V to +7V
V _{REFIN} to DGND	±25V
AGND to DGND	±0.6V

Analog Outputs (Pins 18, 21, 24, 27)

..... Indefinite Short to AGND or DGND
 Momentary Short to ±V_S

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




Figure 1. AD394 Feedthrough V_{REFIN} = 60Hz (top photo) and 400Hz (bottom photo) Sinewave. Digital code is set at 1000 000 0000.


SCALE: Reference Input 5V/DIV (Thin Trace)
 Feedthrough Output 5mV/DIV
 TIME: Top Photo 5ms/DIV
 Bottom Photo 500µs/DIV

MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD394, AD395, with the inherent reliability of integrated circuit construction, were designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protect the chips from hazardous environments. To further insure reliability, the AD394, AD395 are both fully compliant to MIL-STD-883 Class B, Method 5008.

Consult Analog Devices Military Catalog for proper ordering part number and detail specification.

PIN CONFIGURATION



ORDERING GUIDE

Model	Temperature Range	Gain Error	Linearity Error T _{min} -T _{max}	Package Option*
AD394JD	0 to +70°C	±4LSB	± 3/4LSB	DH-28
AD395JD	0 to +70°C	±4LSB	± 3/4LSB	DH-28
AD394KD	0 to +70°C	±2LSB	± 1/2LSB	DH-28
AD395KD	0 to +70°C	±2LSB	± 1/2LSB	DH-28
AD394SD	-55°C to +125°C	±4LSB	± 3/4LSB	DH-28
AD395SD	-55°C to +125°C	±4LSB	± 3/4LSB	DH-28
AD394TD	-55°C to +125°C	±2LSB	± 1/2LSB	DH-28
AD395TD	-55°C to +125°C	±2LSB	± 1/2LSB	DH-28

*See Section 13 for package outline information.

Theory of Operation

The AD394 quad DAC provides four-quadrant multiplication. It is a hybrid IC comprised of four monolithic 12-bit CMOS multiplying DACs and eight precision output amplifiers. Each of the four independent-buffered channels has an independent reference input capable of accepting a separate dc or an ac signal for multiplying or for function generation applications. The CMOS DACs act as digitally programmable attenuators when used with a varying input signal or, if used with a fixed dc reference, the DAC would act as a standard bipolar output DAC. In addition, each DAC has a 12-bit wide data latch to buffer the converter when connected to a microprocessor data bus.

The AD395 quad DAC provides two-quadrant multiplication and is comprised of four 12-bit CMOS multiplying DACs and four precision output amplifiers. The two-quadrant-multiplication function arises from a straight-binary digital input multiplied by

a bipolar analog input which results in two-quadrant multiplication. The AD395 can also operate as a standard unipolar DAC when a fixed dc reference is applied to V_{REFIN} .

MULTIPLYING MODE

The figures below show the transfer function for each model. The diagrams indicate an area over which many different combinations of the reference input and digital input can result in a particular analog output voltage. The highlighted transfer line in each diagram indicates the transfer function if a fixed reference is at the input. The digital codes above each diagram indicate the mid and endpoints of each function. The relationship between the reference input (V_{REFIN}) the digital input code and the analog output is given in Tables I and II below. Note that the reference input signal sets the slope of the transfer function (and determines the full scale output at code 111 . . . 111) while the digital input selects the horizontal position in each diagram.




Figure 2. AD394 as a Four-Quadrant Multiplier of Reference Input and Digital Input




Figure 3. AD395 as a Two-Quadrant Multiplier of Reference Input and Digital Input

DATA INPUT	ANALOG OUTPUT	ANALOG OUTPUT VOLTAGE $V_{REFIN} = +10$ VOLTS
1111 1111 1111	$+1 \cdot (V_{REFIN}) \left\{ \frac{2047}{2048} \right\}$	+9.9951V + FULL SCALE - 1LSB
1100 0000 0000	$+1 \cdot (V_{REFIN}) \left\{ \frac{1024}{2048} \right\}$	+5.0000V + 1/2 SCALE
1000 0000 0001	$+1 \cdot (V_{REFIN}) \left\{ \frac{1}{2048} \right\}$	+4.88mV + 1LSB
1000 0000 0000	$+1 \cdot (V_{REFIN}) \left\{ \frac{0}{2048} \right\}$	+0.0000V ZERO
0111 1111 1111	$-1 \cdot (V_{REFIN}) \left\{ \frac{1}{2048} \right\}$	-4.88mV -1LSB
0100 0000 0000	$-1 \cdot (V_{REFIN}) \left\{ \frac{1024}{2048} \right\}$	-5.0000V -1/2 SCALE
0000 0000 0000	$-1 \cdot (V_{REFIN}) \left\{ \frac{2048}{2048} \right\}$	-10.0000V -FULL SCALE

Table I. AD394 Bipolar Code Table

DATA INPUT	ANALOG OUTPUT	ANALOG OUTPUT VOLTAGE $V_{REFIN} = +10$ VOLTS
1111 1111 1111	$-1 \cdot (V_{REFIN}) \left\{ \frac{4095}{4096} \right\}$	-9.9976V - FULL SCALE - 1LSB
1000 0000 0000	$-1 \cdot (V_{REFIN}) \left\{ \frac{2048}{4096} \right\}$	-5.0000V -1/2 SCALE
0000 0000 0001	$-1 \cdot (V_{REFIN}) \left\{ \frac{1}{4096} \right\}$	-2.44mV -1LSB
0000 0000 0000	$-1 \cdot (V_{REFIN}) \left\{ \frac{0}{4096} \right\}$	0.0000V ZERO

Table II. AD395 Unipolar Code Table

DATA AND CONTROL SIGNAL FORMAT

The AD394 and AD395 accept 12-bit parallel data in response to control signals CS1-CS4. As detailed in Table III, the four chip select lines are used to address the DAC register of interest. It is permissible to have more than one chip select active at any time. If CS1-CS4 are all brought low coincident, all four DAC outputs will be updated to the value located on the data bus. All control inputs are level-triggered and may be hard-wired low to render any register (or group of registers) transparent.

CS1	CS2	CS3	CS4	Operation
1	1	1	1	All DACs Latched
0	1	1	1	Load DAC 1 From Data Bus
1	0	1	1	Load DAC 2 From Data Bus
1	1	0	1	Load DAC 3 From Data Bus
1	1	1	0	Load DAC 4 From Data Bus
0	0	0	0	All DACs Simultaneously Loaded

Table III. DAC Select Matrix





Figure 4. AD394 (Bipolar) Functional Block Diagram

TIMING

The AD394, AD395 control signal timing is very straightforward. CS1-CS4 must maintain a minimum pulsewidth of at least 400ns for a desired operation to occur. When loading data from a bus into a 12-bit wide data latch, the data must be stable for at least 210ns before returning CS to a high state. When the CS is low, the data latch is transparent allowing the data at the input to propagate through to the DAC. Data can change immediately after the chip select returns high. DAC settling time is measured from the falling edge of the active chip select.

Symbol	Parameter	T _{min} to T _{max}	Units
t _{CS}	Chip Select Pulse Width	170	ns min
t _{DA}	Data Access Time	0	ns min
t _{DS}	Data Set-Up Time	150	ns min
t _{DH}	Data Hold Time	5	ns min

Table IV. AD394, AD395 Timing Specifications



NOTES
TR = TF = 20ns. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF VDD (+5V TYP)
TIMING MEASUREMENT REFERENCE LEVEL IS (V_H + V_L)/2

WRITE MODE
CS LOW, DAC RESPONDS TO DATA BUS (0b0-ab11) INPUTS

MODE SELECTION
HOLD MODE
CS HIGH, DATA BUS (0b0-ab11) IS LOCKED OUT, DAC HOLDS LAST DATA PRESENT WHEN CS ASSUMED HIGH STATE.

Figure 5. Timing Diagram




Figure 6. AD395 (Unipolar) Functional Block Diagram

Analog Circuit Details

GROUNDING RULES

The AD394 and AD395 include two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (pin 17) and AGND (pin 23). The DGND pin is the return for the supply currents of the AD394, AD395 and serves as the reference point for the digital input thresholds. Thus DGND should be connected to the same ground as the circuitry which drives the digital inputs.

Pin 23, AGND, is the high-quality analog ground connection. This pin should serve as the reference point for all analog circuitry associated with the AD394, AD395. It is recommended that any analog signal path carrying significant currents have its own return connection to pin 23 as shown in Figure 7.




Figure 7. Recommended Ground Connections

Several complications arise in practical systems, particularly if the load is referred to a remote ground. These complications include dc gain errors due to wiring resistance between DAC and load, noise due to currents from other circuits flowing in power ground return impedances, and offsets due to multiple load currents sharing the same signal ground returns. While the DAC outputs are accurately developed between the output pin and pin 23 (AGND), delivering these signals to remote loads




Figure 8. Grounding Errors in Multiple-AD394, AD395 Systems

can be a problem. These problems are compounded if a current booster stage is used, or if multiple AD394, AD395 packages are used. Figure 8 illustrates the parasitic impedances which influence output accuracy.

An output buffer configured as a subtractor as shown in Figure 9 can greatly reduce these errors. First, the effects of voltage drops in wiring resistances is eliminated by sensing the voltage directly at the load with R4. The voltage drops caused by currents flowing through Z_{GA} are eliminated by sensing the remote ground directly with R3. Resistors R1 through R4 should be well matched in order to achieve maximum rejection of the voltage appearing across Z_{GA} . Resistors matched to within one percent (including the effects of R_{W2} and R_{W3}) will reduce ground interaction errors by a factor of 100.




Figure 9. Use of Subtractor Amplifier to Preserve Accuracy

OPERATION FROM ± 12 VOLT SUPPLIES

The AD394, AD395 may be used with ± 12 volt $\pm 5\%$ power supplies if certain conditions are met. The most important limitation is the output swing available from the output op amps. These amplifiers are capable of swinging only as far as 3 volts from either supply. Thus, the normal ± 10 volt output range cannot be used. Changing the output scale is accomplished by changing the reference voltage. With a supply of ± 11.4 volts (5% less than ± 12 V), the output range is restricted to a maximum ± 8.4 V swing. It may be useful to scale the output at ± 8.192 volts (yielding a scale factor of 4 millivolts per LSB).

Figure 10 shows a suggested circuit to set up a ± 8.192 V output range. To help prevent poor gain drift due to possible mismatch between R_{IN} and $R_{THEVENIN}$ of divider network it is recommended to buffer the potentiometer wiper voltage with an OP-07.




Figure 10. Connections for ± 8.192 V Full Scale (Recommended for ± 12 V Power Supplies)

POWER SUPPLY DECOUPLING

The power supplies used with the AD394, AD395 should be well filtered and regulated. Local supply decoupling consisting of a 10 μ F tantalum capacitor in parallel with 0.1 μ F ceramic is suggested. The decoupling capacitors should be connected between the AD394 supply pins and the AGND pin. If an output booster is used, its supplies should also be decoupled to the load ground.

IMPROVING FULL-SCALE STABILITY

In large systems using multiple DACs, it may be desirable for all devices to share a common reference. A precision reference can greatly improve system accuracy and temperature stability.

The AD2710 is a suitable reference source for such systems. It features a guaranteed maximum temperature coefficient of ± 1 ppm/ $^{\circ}$ C. The combination of the AD2710LN and AD394, AD395 shown in Figure 11 will yield a multiple-DAC system with maximum full-scale drift of ± 6 ppm/ $^{\circ}$ C and excellent tracking.




Figure 11. Low Drift AD394, AD395 Configuration

Applications

INTERFACING THE AD394, AD395 TO MICROPROCESSORS

The AD394, AD395 control logic provides simple interface to microprocessors. The individual latches allow for multi-DAC interfacing to a single data bus.

16-BIT PROCESSORS

The AD394, AD395 are 12-bit resolution DAC systems and are easily interfaced to 16-bit wide data buses. Several possible addressing configurations exist.

In the circuit of Figure 12, a system write signal is used to control the decoded address lines and a 74LS139 decoder driven from the least significant address bits provides the active-low CS1 through CS4 signals. In the circuit of Figure 12, address lines A0 and A1 each select a single DAC of the four contained in the AD394 or AD395. The use of a separate address line for each DAC allows several DACs to be accessed simultaneously. The address lines are gated by the simultaneous occurrence of a system \overline{WR} and the appropriately decoded base address.

In the addressing scheme shown, A0 represents the least significant word address bit. Data may reside in either the 12MSBs (left-justified) or the 12LSBs (right-justified). Left justification is useful when the data word represents a binary fraction of full scale, while right-justified data usually represents an integer value between 0 and 4095.





Figure 12. AD394, AD395 16-Bit Bus Interface

8-BIT PROCESSORS

The circuit of Figure 13 shows the general principles for connecting the AD394 or the AD395 to an 8-bit data bus. The 74LS244 buffers the data bus; its outputs are enabled when the DAC address appears on the address bus. The first byte sent to the DAC is loaded to the 74LS373 octal latch and, when the second byte is sent to the DAC, it is combined with the first byte to create a 12-bit word. The connections shown are for right-hand justified data. CS and \overline{WR} inputs to the DAC are also gated, and when active, the DAC is loaded. Pull-up resistors at the output of the 74LS244 buffer ensure that the inputs to the DAC do not float at an ill-defined level when the DAC is not being addressed. This method of connecting 12-bit DACs to an 8-bit data bus is most cost effective when multiple DACs are utilized for 8-bit data bus applications.



NOTE: UNUSED HEX INVERTER INPUTS SHOULD BE TIED LOW. ALL OTHER GATE INPUTS SHOWN SHOULD BE TIED HIGH TO +5V THROUGH A 10K Ω RESISTOR.

Figure 13. AD394, AD395 8-Bit Data Bus Interface

Applications

The functional density of the AD394 and AD395 permits complex analog functions to be produced under digital control, where board space requirements would otherwise be prohibitive. Multiple-output plotters, multi-channel displays and complex waveform generation and multiple programmable voltage sources can all be implemented with the AD394 or AD395 in a fraction of the space which would be needed if separate DACs were used.

USING THE AD394 FOR ANALOG-TO-DIGITAL CONVERSION

Many systems require both analog output and analog input capability. While complete integrated circuit analog-to-digital converters (such as the AD574A) are readily available, the AD394 can be used as the precision analog section of an ADC if some external logic is available. Several types of analog-to-digital converters can be built with a DAC, comparator, and control logic, including staircase, tracking, and successive-approximation types. In systems which include a microprocessor, only a comparator must be added to the AD394 to accomplish the ADC function since the processor can perform the required digital operations under software control. A suitable circuit is shown in Figure 14. The AD311 comparator compares the unknown input voltage to one of the AD394 outputs for the analog-to-digital conversion, while the other three outputs are used as normal DACs. The diode clamp shown limits the voltage swing at the




Figure 14. Using One AD394 Output for A/D Conversion

comparator input and improves conversion speed. With careful layout, a new comparison can be performed in less than 15 microseconds, resulting in 12-bit successive approximation conversion in under 180 microseconds. The benefit of the AD394 in this application is that one ADC and three DACs can be implemented with only two IC packages (the AD394 and the comparator).

PROGRAMMABLE WINDOW COMPARATOR

The AD395 can be used to perform limit testing of responses to digitally-controlled input signals. For example, two DACs may be used to generate software-controlled test conditions for a component or circuit. The response to these input conditions can either be completely converted from analog to digital or simply tested against high and low limits generated by the two remaining DACs in the AD395.




Figure 15. Programmable Window Comparator Used in Power-Supply Testing

In the circuit of Figure 15, two AD311 voltage comparators are used within AD395 to test the output of a 5 volt power-supply regulator. The AD395 V_{OUT1} output (through an appropriate current booster) drives the input to the regulator to simulate variations in input voltage. The output of the regulator is applied to comparators 1 and 2, with their outputs wire-ORed with LED indicators as shown. The test limits for each comparator are programmed by the AD395 V_{OUT2} and V_{OUT3} outputs. When the output of the device under test is within the limits, both comparators are off and D1 lights. If the output is above or below the limits, either D4 or D5 lights.

AD395 AS A MULTIPLIER AND ATTENUATOR

So far, it has been assumed that the reference voltage V_{REFIN} is fixed. In fact, V_{REFIN} can be any voltage within the range ($-11V < V_{REFIN} < +11V$). It can be negative, positive, sinusoidal or whatever the user prefers. This leads to the name "Multiplying D/A Converters" because the output voltage, V_{OUT} , is proportional to the product of the digital input word and the voltage at the V_{REFIN} terminal.

$$V_{OUT} = -1 \cdot (V_{REFIN}) \cdot \frac{D}{(4096)} \quad (0 < D < 4095)$$

D is the fractional binary value of the digital word applied to the converter. The AD395 multiplies the digital input value by the analog input voltage at V_{REFIN} for any value of V_{REFIN} up to 22V p-p. This in itself is a powerful tool. Any applications requiring precision multiplication with minimal zero offset and very low distortion should consider the AD395 as a candidate. One popular use for AD395 is as an audio frequency attenuator. The audio signal is applied to the V_{REFIN} input and the attenuation code is applied to the DAC; the output voltage is the product of the two – an attenuated version of the input. The maximum attenuation range obtainable utilizing 12-bits is 4096:1 or 72db.




Figure 16. AD395 as a Multiplier or Attenuator

AD396

FEATURES

- Four, Pre-Trimmed, 14-Bit CMOS DACs
- Double Buffered for Simultaneous Update
- Precision Output Amplifiers for Voltage Out
- Full Four Quadrant Multiplication – Independently
- Pinned Out DAC Reference
- Monotonicity Guaranteed Over Full MIL Temp. Range
- Low Power – 780mW Max
- Small 28 Lead, Hermetic Double DIP Package
- MIL-STD-883 Processing Available

PRODUCT DESCRIPTION

The AD396 is a high-speed microprocessor compatible Quad 14-bit digital-to-analog converter. The AD396 contains four 14-bit, low power multiplying digital-to-analog converters followed by precision voltage output amplifiers all in a compact 28-pin hybrid package. The design is based on a proprietary latched 14-bit CMOS DAC chip which reduces chip count and provides high reliability.

The AD396 (K, T) is laser-trimmed to ± 1 LSB max differential and integral linearity, and to full-scale accuracy of ± 0.05 percent at 25°C. The high initial accuracy is made possible by the use of precision laser trimmed thin-film scaling resistors.

The individual DAC registers are accessed by the $\overline{CS1}$ through $\overline{CS4}$ control pins. These control signals allow any combination of the DAC select matrix to occur (see Table III). Once selected, the DAC is loaded with right-justified data in two bytes from an 8-bit data bus. Standard Chip Select and Memory Write logic is used to access the DACs. Address lines A0, and A1, control internal register loading and transfer.

The AD396 outputs ($V_{REF} = +10V$) provide a $\pm 10V$ bipolar output range with positive-true offset binary input coding.


The AD396 is packaged in a 28-lead double DIP package and is available for operation over the 0 to +70°C and -55°C to +125°C temperature range.

The AD396 is for systems requiring digital control of many analog voltages where board space is at a premium and low power consumption a necessity. Such applications include automatic test equipment, process controllers, and vector stroke displays.

PRODUCT HIGHLIGHTS

1. The AD396 offers a dramatic reduction in printed circuit board space in systems using multiple DACs.
2. The use of CMOS DACs provides low power consumption.
3. Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
4. The output voltage is trimmed to a full-scale accuracy of $\pm 0.05\%$. Settling time to $\pm 1/2$ LSB is 15 microseconds maximum.
5. Maximum gain TC of 5ppm/°C is achievable by the AD396.

AD396 FUNCTIONAL BLOCK DIAGRAM



6. The monolithic CMOS DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
7. The 28-pin double-width hybrid package provides extremely high functional density.
8. Four quadrant multiplication can be achieved simply by applying the appropriate input voltage signal to the selected DACs reference (V_{REFIN}).
9. The AD396S, T features guaranteed accuracy and linearity over the -55°C to +125°C temperature range.
10. MIL-STD-883 processing is available. See Analog Devices Military Data Sheet for further information.
11. Protection against power supply surges is included within the AD396.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $V_{\text{REFIN}} = 10\text{V}$, $V_S = \pm 15\text{V}$ unless otherwise specified)

Model	AD396JD/SD ¹			AD396KD/TD ¹			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS (Pins 1-16) ² TTL or 5 Volt CMOS Compatible							
Input Voltage							
Bit ON (Logic "1")	+2.4		+5.5	+2.4		+5.5	V
Bit OFF (Logic "0")	0		+0.8	0		+0.8	V
Input Current		±4	±40		±4	±40	μA
RESOLUTION			14			14	Bits
OUTPUT							
Voltage Range ³		±V _{REFIN}			±V _{REFIN}		V
Current	5			5			mA
STATIC ACCURACY							
Gain Error		±0.05	±0.1		±0.025	±0.05	% of FSR ⁴
Offset		±0.025	±0.05		±0.012	±0.025	% of FSR
Bipolar Zero		±0.025			±0.012		% of FSR
Integral Linearity Error ⁵		±1	±2		±1/2	±1	LSB
Differential Linearity Error		±1/2	±1		±1/2	±1	LSB
TEMPERATURE PERFORMANCE							
Gain Drift			±10			±5	ppm FSR/°C
Offset Drift			±10			±5	ppm FSR/°C
Integral Linearity Error ⁵							
0 to +70°C		±1	±2		±1/2	±1	LSB
-55°C to +125°C		±2	±4		±1	±2	LSB
Differential Linearity Error							
	MONOTONICITY GUARANTEED OVER FULL TEMPERATURE RANGE						
REFERENCE INPUTS							
Input Resistance	5		25	5		25	kΩ
Voltage Range	-11		+11	-11		+11	V
DYNAMIC PERFORMANCE							
Settling Time (to ±1/2LSB)							
V _{REFIN} = +10V, Change All Digital Inputs from +5.0V to 0V		10	15		10	15	μs
V _{REFIN} = 0 to 5V Step, All Digital Inputs = 0V		10	15		10	15	μs
Reference Feedthrough Error ⁶		5			5		mV p-p
Digital-to-Analog Glitch Impulse ⁷		250			250		nV sec
Crosstalk							
Digital Input (Static) ⁸		1/2			1/2		LSB
Reference ⁹		4.0			4.0		mV p-p
POWER REQUIREMENTS							
Supply Voltage ¹⁰	±13.5		±16.5	±13.5		±16.5	V
Current (All Digital Inputs 0V or +5V)							
+V _S		20	22		20	22	mA
-V _S		18	28		18	28	mA
Power Dissipation		570	780		570	780	mW
POWER SUPPLY GAIN SENSITIVITY							
+V _S		0.002	0.006		0.002	0.006	%FS/%
-V _S		0.0025	0.006		0.0025	0.006	%FS/%
TEMPERATURE RANGE							
Operating (Full Specifications) J, K	0		+70	0		+70	°C
S, T	-55		+125	-55		+125	°C
Storage	-65		+150	-65		+150	°C

NOTES

¹AD396S and T grades are available to MIL-STD-883, Method 5008, Class B.

²Timing specifications appear in Table IV and Figure 3.

³Code tables and graphs appear on Theory of Operation page.

⁴FSR means Full Scale Range and is equal to 20V for a ±10V bipolar range.

⁵Integral nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function.

⁶For AD396 (bipolar), DAC register loaded with 00 0000 0000 0000, V_{REFIN} = 20V p-p, 60 and 400Hz.

⁷This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nVs and is measured with V_{REFIN} = AGND.

⁸Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from V_{OUTMIN} to V_{OUTMAX} into a 2kΩ load by means of varying the digital input code.

⁹Reference crosstalk is defined as the change in any one output as a result of any other output being driven from V_{OUTMIN} to V_{OUTMAX} @ 10kHz into a 2kΩ load by means of varying the amplitude of the reference signal.

¹⁰The AD396 can be used with supply voltages as low as ±11.4V, Figure 7.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

+V _S to DGND	-0.3V to +17V
-V _S to DGND	+0.3V to -17V
Digital Inputs (Pins 1-16) to DGND	-0.3V to +7V
V _{REFIN} to DGND	±25V
AGND to DGND	+0.3V to +V _S

Analog Outputs (Pins 18, 21, 24, 27)

..... Indefinite Short to AGND or DGND
 Momentary Short to ±V_S


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATION



MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD396 with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protect the chips from hazardous environments. To further insure reliability, the AD396S,T/883B are fully compliant to MIL-STD-883 Class B, Method 5008. See Analog Devices Military Data Sheet for further information.

ORDERING GUIDE

Model	Temperature Range	Gain Error	Linearity Error T _{min} -T _{max}	Package Option*
AD396JD	0 to +70°C	± 16LSB	± 2LSB	DH-28
AD396KD	0 to +70°C	± 8LSB	± 1LSB	DH-28
AD396SD	-55°C to +125°C	± 16LSB	± 2LSB	DH-28
AD396TD	-55°C to +125°C	± 8LSB	± 1LSB	DH-28

*See Section 13 for package outline information.

PIN	FUNCTION	DESCRIPTION
1	DB7	DATA BIT 7
2	DB6	DATA BIT 6
3	DB5	DATA BIT 5/DATA BIT 13 (DAC MSB)
4	DB4	DATA BIT 5/DATA BIT 12
5	DB3	DATA BIT 3/DATA BIT 11
6	DB2	DATA BIT 2/DATA BIT 10
7	DB1	DATA BIT 1/DATA BIT 9
8	DB0	DATA BIT 0/DATA BIT 8
9	A1	ADDRESS LINE 0
10	A0	ADDRESS LINE 1
11	WR	WRITE INPUT, ACTIVE LOW
12	NC	NO CONNECTION
13	CS1	CHIP SELECT DAC 1, ACTIVE LOW
14	CS2	CHIP SELECT DAC 2, ACTIVE LOW
15	CS3	CHIP SELECT DAC 3, ACTIVE LOW
16	CS4	CHIP SELECT DAC 4, ACTIVE LOW
17	DGND	DIGITAL GROUND
18	V _{OUT4}	DAC 4 VOLTAGE OUTPUT
19	V _{REFIN4}	DAC 4 REFERENCE INPUT
20	-15V	-15V SUPPLY INPUT
21	V _{OUT3}	DAC 3 VOLTAGE OUTPUT
22	V _{REFIN3}	DAC 3 REFERENCE INPUT
23	AGND	ANALOG GROUND
24	V _{OUT2}	DAC 2 VOLTAGE OUTPUT
25	V _{REFIN2}	DAC 2 REFERENCE INPUT
26	+15V	+15V SUPPLY INPUT
27	V _{OUT1}	DAC 1 VOLTAGE OUTPUT
28	V _{REFIN1}	DAC 1 REFERENCE INPUT

Theory of Operation

The AD396 quad DAC provides four-quadrant multiplication. It is a hybrid comprised of four monolithic 14-bit CMOS multiplying DACs and eight precision output amplifiers. Each of the four independent-buffered channels has an independent reference input capable of accepting a separate dc or ac signal for multiplying or for function generation applications. The CMOS DACs act as digitally programmable attenuators when used with a varying input signal or, if used with a fixed dc reference, the DAC would act as a standard bipolar output DAC. In addition, each DAC has data latches to buffer the converter when connected to a microprocessor data bus.

MULTIPLYING MODE

Figure 1 shows the transfer function for the AD396. The diagram indicates an area over which many different combinations of the reference input and digital input can result in a particular analog output voltage. The highlighted transfer line in the diagram indicates the transfer function for a fixed reference at the input. The digital codes above the diagram indicate the mid and endpoints of the function. The relationship between the reference input (V_{REFIN}), the digital input code, and the analog output is given in Table I below. Note that the reference input signal sets the slope of the transfer function (and determines the full-scale output at code 111..111) while the digital input selects the horizontal position in each diagram.




Figure 1. AD396 as a Four-Quadrant Multiplier of Reference Input and Digital Input

DATA INPUT	ANALOG OUTPUT	ANALOG OUTPUT VOLTAGE $V_{REFIN} = +10$ VOLTS
1111 1111 1111 11	$+1 \cdot (V_{REFIN}) \left\{ \frac{8191}{8192} \right\}$	+ 9.9988V + FULL SCALE - 1LSB
1100 0000 0000 00	$+1 \cdot (V_{REFIN}) \left\{ \frac{4096}{8192} \right\}$	+ 5.000V + 1/2 SCALE
1000 0000 0000 01	$+1 \cdot (V_{REFIN}) \left\{ \frac{1}{8192} \right\}$	+ 1.22mV + 1LSB
1000 0000 0000 00	$+1 \cdot (V_{REFIN}) \left\{ \frac{0}{8192} \right\}$	+ 0.000V ZERO
0111 1111 1111 11	$-1 \cdot (V_{REFIN}) \left\{ \frac{1}{8192} \right\}$	- 1.22mV - 1LSB
0100 0000 0000 00	$-1 \cdot (V_{REFIN}) \left\{ \frac{4096}{8192} \right\}$	- 5.000V - 1/2 SCALE
0000 0000 0000 00	$-1 \cdot (V_{REFIN}) \left\{ \frac{8192}{8192} \right\}$	- 10.000V - FULL SCALE

Table I. AD396 Bipolar Code Table

DATA AND CONTROL SIGNAL FORMAT

The AD396 accepts 14-bit data by loading two separate input registers off an 8-bit data bus, and then loading the internal DAC register. The LS (least significant) register is loaded with the bottom 8-bits of the 14-bit word by selecting the appropriate address lines (see Table II). The MS (most significant) register is loaded with the top 6-bits in a similar manner. The \overline{CS} and \overline{WR} line must also be asserted to load the registers. The internal DAC register can then be loaded with the 14-bit data word. The appropriate DAC or DACs are selected by asserting $\overline{CS1}$ - $\overline{CS4}$ (see Table III). If $\overline{CS1}$ - $\overline{CS4}$ are all brought low coincidentally, all four DAC outputs will be updated to the value located in the DAC register. When $A_1 = 0$ and $A_0 = 0$ all DAC registers are transparent so by placing all 0s or 1s on the data inputs the user can load the DACs to zero or full scale in one write operation. This provides simple system calibration.

2

\overline{WR}	\overline{CS}	A1	A0	Function
X	1	X	X	Device not selected
1	X	X	X	No data transfer
0	0	0	0	DAC loaded directly from Data Bus
0	0	0	1	MS Input Register loaded from Data Bus
0	0	1	0	LS Input Register loaded from Data Bus
0	0	1	1	DAC Register loaded from Input Registers.

Table II. Truth Table

$\overline{CS1}$	$\overline{CS2}$	$\overline{CS3}$	$\overline{CS4}$	Operation
1	1	1	1	All DACs Latched
0	1	1	1	Load DAC 1 From Data Register
1	0	1	1	Load DAC 2 From Data Register
1	1	0	1	Load DAC 3 From Data Register
1	1	1	0	Load DAC 4 From Data Register
0	0	0	0	All DACs Simultaneously Loaded

Table III. DAC Select Matrix

TIMING

The AD396 timing is shown in Figure 3, and has a few restrictions as stated in Table IV. \overline{WR} must maintain a minimum pulse width of 240ns for desired operation to occur. When loading data in from the data bus, data must be stable for at least 80ns before returning \overline{WR} to a high state. The Data must be held constant for at least 30ns after \overline{WR} goes high to assure latching of valid data. DAC settling time is measured from the falling edge of the \overline{WR} command.





Figure 2. AD396 Block Diagram



NOTES
 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. $t_1, t_7 = 20ns$.
 2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{max} + V_{min}}{2}$

Figure 3. AD396 Timing Diagram

$$(V_{CC} = +15V, V_{EE} = -15V, V_{REF} = +10V)$$

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = 0$ to $+70^\circ C$ $T_A = -25^\circ C$ to $+85^\circ C$	Limit at $T_A = -55^\circ C$ to $+125^\circ C$	Units	Test Conditions/Comments
t_1	0	0	0	ns min	Address Valid to Write Setup Time
t_2	0	0	0	ns min	Address Valid to Write Hold Time
t_3	140	70	180	ns min	Data Setup Time
t_4	20	20	30	ns min	Data Hold Time
t_5	0	0	0	ns min	Chip Select to Write Setup Time
t_6	0	0	0	ns min	Chip Select to Write Hold Time
t_7	170	200	240	ns min	Write Pulse Width

Table IV. Timing Characteristics

Analog Circuit Details

GROUNDING RULES

The AD396 includes two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (Pin 17) and AGND (Pin 23). The DGND pin is the return for the supply currents of the AD396 and serves as the reference point for the digital input thresholds. Thus DGND should be connected to the same ground as the circuitry which drives the digital inputs.

Pin 23, AGND, is the high-quality analog ground connection. This pin should serve as the reference point for all analog circuitry associated with the AD396. It is recommended that any analog signal path carrying significant currents have its own return connection to Pin 23 as shown in Figure 4.




Figure 4. Recommended Ground Connections

Several complications arise in practical systems, particularly if the load is referred to a remote ground. These complications include dc gain errors due to wiring resistance between DAC and load, noise due to currents from other circuits flowing in power ground return impedances, and offsets due to multiple load currents sharing the same signal ground returns. While the DAC outputs are accurately developed between the output pin and Pin 23 (AGND), delivering these signals to remote loads can be a problem. These problems are compounded if a current booster stage is used, or if multiple AD396 packages are used. Figure 5 illustrates the parasitic impedances which influence output accuracy.




Figure 5. Grounding Errors in Multiple-AD396 Systems

An output buffer configured as a subtractor as shown in Figure 6 can greatly reduce these errors. First, the effects of voltage drops in wiring resistances is eliminated by sensing the voltage directly at the load with R4. The voltage drops caused by currents flowing through Z_{GA} are eliminated by sensing the remote ground directly with R3. Resistors R1 through R4 should be well matched in order to achieve maximum rejection of the voltage appearing across Z_{GA} . Resistors matched to within one percent (including the effects of R_{W2} and R_{W3}) will reduce ground interaction errors by a factor of 100.




Figure 6. Use of Subtractor Amplifier to Preserve Accuracy

OPERATION FROM $\pm 12V$ SUPPLIES

The AD396 may be used with ± 12 volt $\pm 5\%$ power supplies if certain conditions are met. The most important limitation is the output swing available from the output op amps. These amplifiers are capable of swinging only as far as 3 volts from either supply. Thus, the normal ± 10 volt output range cannot be used. Changing the output scale is accomplished by changing the reference voltage. With a supply of ± 11.4 volts (5% less than $\pm 12V$), the output range is restricted to a maximum ± 8.4 swing. It may be useful to scale the output at ± 8.192 volts (yielding a scale factor of 1 millivolt per LSB).

Figure 7 shows a suggested circuit to set up a $\pm 8.192V$ output range. To help prevent poor gain drift due to possible mismatch between R_{IN} and $R_{THEVENIN}$ of the divider network it is recommended to buffer the potentiometer wiper voltage with an OP-07.




Figure 7. Connections for $\pm 8.192V$ Full Scale (Recommended for $\pm 12V$ Power Supplies)

POWER SUPPLY DECOUPLING

The power supplies used with the AD396 should be well filtered and regulated. Local supply decoupling consisting of a 10 μ F tantalum capacitor in parallel with 0.1 μ F ceramic is suggested. The decoupling capacitors should be connected between the AD396 supply pins and the AGND pin. If an output booster is used, its supplies should also be decoupled to the load ground.

IMPROVING FULL-SCALE STABILITY

In large systems using multiple DACs, it may be desirable for all devices to share a common reference. A precision reference can greatly improve system accuracy and temperature stability.

The AD2710 is a suitable reference source for such systems. It features a guaranteed maximum temperature coefficient of ± 1 ppm/ $^{\circ}$ C. The combination of the AD2710LN and AD396 shown in Figure 8 will yield a multiple-DAC system with maximum full-scale drift of ± 6 ppm/ $^{\circ}$ C and excellent tracking.




Figure 8. Low Drift AD396 Configuration

Applications

USING THE AD396 IN AUTOMATIC TEST EQUIPMENT

Most Automatic Test Equipment requires multiple accurate analog voltage thresholds which must be under microprocessor control. The AD396 is useful in such an application where space is at a premium and accuracy is essential.

The circuit in Figure 9 demonstrates how the AD396 is used to set up four different voltage thresholds (1 threshold per DAC).




Figure 9. AD396 in ATE Systems

A fixed reference is used for the V_{REFIN} input of each of the multiplying DACs. The digital code corresponding to the desired voltage output is put on the bus, and the $\overline{CHIP\ SELECT}$ for the proper DAC is asserted. Two of the four DACs are used to set logic thresholds on the AD345 pindriver. The AD345 pindriver will then accurately test the logic thresholds on an I/O pin of the DUT (Device Under Test). The pindriver tests the pin by driving the pin to the proper logic thresholds set by the DACs. The response from the I/O pin will then enter the AD9687 dual comparator. The other two DACs are used to set the voltage threshold for either a Logic HI (2.2V-5.0V) or a Logic LO (0V-0.8V). This is done by placing the upper voltage limit on the positive terminal of the higher comparator, and the lower voltage limit on the negative terminal of the lower comparator. The response can then be accurately tested if it is either a Logic HI or LO by looking if the output value of the pin falls within the designated window.

THE AD396 IN SYNCHRO-TO-DIGITAL CONVERTERS

The AD396 is useful in navigation systems where a Synchro-to-Digital Converter is needed. The Synchro-to-Digital Converter is used to measure angular position and is needed to measure pitch in the x-y-z axes and roll in the x-y-z axes. An S-D converter has three inputs and two converters are needed for this application. Each S-D converter uses two multiplying DACs and the accuracy of the S-D converter depends on the accuracy of the multiplying DAC.

The outputs of the transformer are $V\sin\omega t(\sin\theta)$ and $V\sin\omega t(\cos\theta)$. These two outputs are applied to the V_{REF} inputs of the DACs whose digital input words are proportional to the sine and cosine of angle θ as shown in Figure 10. The output of the cosine multiplier is given by $V\sin\omega t(\sin\theta)(\cos\phi)$, and the output of the

sine multiplier is given by $V\sin\omega t(\cos\theta)(\sin\phi)$.

These signals are subtracted by the error amplifier to give the error signal which is:

$$V\sin\omega t(\sin\theta\cos\phi - \cos\theta\sin\phi) = V\sin\omega t(\sin\theta - \phi)$$

This error signal is demodulated by the phase sensitive detector which utilizes the system reference voltage and a dc error signal proportional to $\sin(\theta - \phi)$ is produced. The dc error signal is fed back via an integrator and V.C.O. to drive the up-down counter until the error signal is nulled. The contents of the up-down counter give a binary representation of the angular position. For more information on synchro-to-digital conversion the reader is referred to Analog Devices Synchro & Resolver Conversion Handbook.





Figure 10. A Tracking Synchro-to-Digital Converter

FEATURES

Complete 8-Bit DAC
Voltage Output – 0 to 2.56V
Internal Precision Band-Gap Reference
Single-Supply Operation: +5V ($\pm 10\%$)
Full Microprocessor Interface
Fast: 1 μ s Voltage Settling to $\pm 1/2$ LSB
Low Power: 75mW
No User Trims Required
Guaranteed Monotonic Over Temperature
All Errors Specified T_{min} to T_{max}
Small 16-Pin DIP or 20-Pin PLCC Package
Low Cost

AD557 FUNCTIONAL BLOCK DIAGRAM



2

PRODUCT DESCRIPTION

The AD557 DACPORT™ is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system.

The low cost and versatility of the AD557 DACPORT are the result of continued development in monolithic bipolar technologies.

The complete microprocessor interface and control logic is implemented with integrated injection logic (I²L), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range, while laser-wafer trimming of these thin-film resistors permits absolute calibration at the factory to within ± 2.5 LSB; thus, no user-trims for gain or offset are required. A new circuit design provides voltage settling to $\pm 1/2$ LSB for a full-scale step in 800ns.

The AD557 is available in two package configurations. The AD557JN is packaged in a 16-pin plastic, 0.3"-wide DIP. For surface mount applications, the AD557JP is packaged in a 20-pin JEDEC standard PLCC. Both versions are specified over the operating temperature range of 0 to +70°C.

PRODUCT HIGHLIGHTS

1. The 8-bit I²L input register and fully microprocessor-compatible control logic allow the AD557 to be directly connected to 8- or 16-bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.
2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
3. The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source.
4. The AD557 is designed and specified to operate from a single +4.5V to +5.5V power supply.
5. Low digital input currents, 100 μ A max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible.
6. The single-chip, low power I²L design of the AD557 is inherently more reliable than hybrid multichip or conventional single-chip bipolar designs.

*DACPORT is a trademark of Analog Devices, Inc.

Covered by U.S. Patent Nos. 3,887,863; 3,685,045; 4,323,795; other patents pending.

SPECIFICATIONS (@ T_A = +25°C, V_{CC} = +5V unless otherwise specified)

Model	AD557J			Units
	Min	Typ	Max	
RESOLUTION			8	Bits
RELATIVE ACCURACY ¹ 0 to +70°C		± 1/2	1	LSB
OUTPUT Ranges Current Source Sink	+5	0 to +2.56 Internal Passive Pull-Down to Ground ²		V mA
OUTPUT SETTling TIME ³		0.8	1.5	μs
FULL SCALE ACCURACY ⁴ @25°C T _{min} to T _{max}		± 1.5 ± 2.5	± 2.5 ± 4.0	LSB LSB
ZERO ERROR @25°C T _{min} to T _{max}			± 1 ± 3	LSB LSB
MONOTONICITY ⁵ T _{min} to T _{max}		Guaranteed		
DIGITAL INPUTS T _{min} to T _{max} Input Current Data Inputs, Voltage Bit On - Logic "1" Bit On - Logic "0" Control Inputs, Voltage On - Logic "1" On - Logic "0" Input Capacitance			± 100 2.0 0 0.8 2.0 0 0.8 4	μA V V V V pF
TIMING ⁶ t _w Strobe Pulse Width T _{min} to T _{max} t _{DH} Data Hold Time T _{min} to T _{max} t _{DS} Data Setup Time T _{min} to T _{max}		225 300 10 10 225 300		ns ns ns ns ns ns
POWER SUPPLY Operating Voltage Range (V _{CC}) 2.56 Volt Range Current (I _{CC}) Rejection Ratio		+4.5 15	+5.5 25 0.03	V mA %/%
POWER DISSIPATION, V _{CC} = 5V		75	125	mW
OPERATING TEMPERATURE RANGE	0		+70	°C

NOTES



- Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.
- Passive pull-down resistance is 2kΩ.
- Settling time is specified for a positive-going full-scale step to ± 1/2LSB. Negative-going steps to zero are slower, but can be improved with an external pull-down.
- The full-scale output voltage is 2.55V and is guaranteed with a +5V supply.
- A monotonic converter has a maximum differential linearity error of ± 1LSB.
- See Figure 7.

Specifications shown in **boldface** are tested on all production units at final electrical test.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

V _{CC} to Ground	0V to +18V
Digital Inputs (Pins 1-10)	0 to +7.0V
V _{OUT}	Indefinite Short to Ground Momentary Short to V _{CC}
Power Dissipation	450mW
Storage Temperature Range	
N/P (Plastic) Packages	-25°C to +100°C
Lead Temperature (soldering, 10 sec)	300°C

PIN CONFIGURATIONS



AD557J ORDERING GUIDE

Model	Package Options*	Temperature
AD557JN	Plastic (N-16)	0 to +70°C
AD557JP	PLCC (P-20A)	0 to +70°C

*See Section 13 for package outline information.

Thermal Resistance

Junction to Ambient/Junction to Case	
N/P (Plastic) Packages	140/55°C/W

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CIRCUIT DESCRIPTION

The AD557 consists of four major functional blocks, fabricated on a single monolithic chip (see Figure 1). The main D/A converter section uses eight equally weighted laser-trimmed current sources switched into a silicon-chromium thin-film R/2R resistor ladder network to give a direct but unbuffered 0mV to 400mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.




Figure 1. Functional Block Diagram

The high-speed output buffer amplifier is operated in the noninverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin film laser trimmed to match and track the DAC resistors and to assure precise initial calibration of the output range, 0V to 2.56V. The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.

The internal precision voltage reference is of the patented band-gap type. This design produces a reference voltage of 1.2V and thus, unlike 6.3V temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low power, small geometry and high speed are advantages of the I²L design as applied to this section. I²L is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a μ P or data bus, wiring $\overline{\text{CS}}$ and $\overline{\text{CE}}$ to ground renders the latches "transparent" for direct DAC access.

Digital Input Code			Output Voltage
Binary	Hexadecimal	Decimal	
0000 0000	00	0	0
0000 0001	01	1	0.010V
0000 0010	02	2	0.020V
0000 1111	0F	15	0.150V
0001 0000	10	16	0.160V
0111 1111	7F	127	1.270V
1000 0000	80	128	1.280V
1100 0000	C0	192	1.920V
1111 1111	FF	255	2.55V

CONNECTING THE AD557

The AD557 has been configured for low cost and ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision to be made by the user is whether the output range desired is unipolar or bipolar. Clean circuit board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.

UNIPOLAR 0 TO +2.56V OUTPUT RANGE

Figure 2 shows the configuration for the 0 to +2.56V full-scale output range. Because of its precise factory calibration, the AD557 is intended to be operated without user trims for gain and offset; therefore, no provisions have been made for such user trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with $V_{\text{OUT SENSE}}$ will increase the output range. Note that decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.




Figure 2. 0 to 2.56V Output Range

BIPOLAR -1.28V TO +1.28V OUTPUT RANGE

The AD557 was designed for operation from a single power supply and is thus capable of providing only a unipolar 0 to +2.56V output range. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 3 shows how a ± 1.28 V output range may be achieved when a -5V power supply is available. The offset is provided by the AD589 precision 1.2V reference which will operate from a +5V supply. The AD711 output amplifier can provide the necessary ± 1.28 V output swing from ± 5 V supplies. Coding is complementary offset binary.




Figure 3. Bipolar Operation of AD557 from ± 5 V Supplies

Applications

GROUNDING AND BYPASSING

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD557 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.

The AD557 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 4 shows how the ground connections should be made.




Figure 4. Recommended Grounding and Bypassing

It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD557, it is recommended that common ground tie-points should be provided at each such device. If only one system ground can be connected directly to the AD557, it is recommended that analog common be selected.

USING A "FALSE" GROUND

Many applications, such as disk drives, require servo control voltages that swing on either side of a "false" ground. This ground is usually created by dividing the +12V supply equally and calling the midpoint voltage "ground."

Figure 5 shows an easy and inexpensive way to implement this. The AD586 is used to provide a stable 5V reference from the system's +12V supply. The op amp shown likewise operates from a single (+12V) supply available in the system. The resulting output at the V_{OUT} node is ±2.5V around the "false" ground point of 5V. AD557 input code vs. V_{OUT} is shown in Figure 6.




Figure 5. Level Shifting the AD557 Output Around a "False" Ground

TIMING AND CONTROL

The AD557 has data input latches that simplify interface to 8- and 16-bit data buses. These latches are controlled by Chip Enable (\overline{CE}) and Chip Select (\overline{CS}) inputs. \overline{CE} and \overline{CS} are internally "NORed" so that the latches transmit input data to the DAC section when both \overline{CE} and \overline{CS} are at Logic "0". If the application does not involve a data bus, a "00" condition allows for direct operation of the DAC. When either \overline{CE} or \overline{CS} go to Logic "1," the input data is latched into the registers and held until both \overline{CE} and \overline{CS} return to "0." (Unused \overline{CE} or \overline{CS} inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.

Input Data	\overline{CE}	\overline{CS}	DAC Data	Latch Condition
0	0	0	0	"transparent"
1	0	0	1	"transparent"
0	f	0	0	latching
1	f	0	1	latching
0	0	f	0	latching
1	0	f	1	latching
X	1	X	previous data	latched
X	X	1	previous data	latched

Notes: X = Does not matter
f = Logic Threshold at Positive-Going Transition

Table I. AD557 Control Logic Truth Table




Figure 6. AD557 Input Code vs. Level Shifted Output in "False" Ground Configuration

In a level-triggered latch such as that used in the AD557, there is an interaction between the data setup and hold times and the width of the enable pulse. In an effort to reduce the time required to test all possible combinations in production, the AD557 is tested with $T_{DS} = T_W = 225\text{ns}$ at 25°C and 300ns at T_{\min} and T_{\max} , with $T_{DH} = 10\text{ns}$ at all temperatures. Failure to comply with these specifications may result in data not being latched properly.

Figure 7 shows the timing for the data and control signals, \overline{CE} and \overline{CS} are identical in timing as well as in function.




Figure 7. AD557 Timing

FEATURES

Complete 8-Bit DAC
Voltage Output — 2 Calibrated Ranges
Internal Precision Band-Gap Reference
Single-Supply Operation: +5V to +15V
Full Microprocessor Interface
Fast: 1 μ s Voltage Settling to $\pm 1/2$ LSB
Low Power: 75mW
No User Trims
Guaranteed Monotonic Over Temperature
All Errors Specified T_{min} to T_{max}
Small 16-Pin DIP or PLCC Package
Single Laser-Wafer-Trimmed Chip for Hybrids
Low Cost

PRODUCT DESCRIPTION


The AD558 DACPORT™ is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system.

The performance and versatility of the DACPORT is a result of several recently-developed monolithic bipolar technologies. The complete microprocessor interface and control logic is implemented with integrated injection logic (I^2L), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5V to +15V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range (all grades), while recent advances in laser-wafer-trimming of these thin-film resistors permit absolute calibration at the factory to within ± 1 LSB; thus no user-trims for gain or offset are required. A new circuit design provides voltage settling to $\pm 1/2$ LSB for a full-scale step in 800ns.


The AD558 is available in four performance grades. The AD558J and K are specified for use over the 0 to +70°C temperature range, while the AD558S and T grades are specified for -55°C to +125°C operation. The "J" and "K" grades are available either in 16-pin plastic (N) or hermetic ceramic (D) DIPs. They are also available in 20-pin JEDEC standard PLCC packages. The "S" and "T" grades are available in 16-pin hermetic ceramic DIP packages.

*Covered by U.S. Patent Nos. 3,887,863; 3,685,045; 4,323,795; Patents Pending.
DACPORT is a trademark of Analog Devices, Inc.

AD558 PIN CONFIGURATION (DIP)



AD558 PIN CONFIGURATION (PLCC)



PRODUCT HIGHLIGHTS

1. The 8-bit I^2L input register and fully microprocessor-compatible control logic allow the AD558 to be directly connected to 8- or 16-bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.
2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
3. The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source.
4. The voltage-switching structure of the AD558 DAC section along with a high-speed output amplifier and laser-trimmed resistors give the user a choice of 0V to +2.56V or 0V to +10V output ranges, selectable by pin-strapping. Circuitry is internally compensated for minimum settling time on both ranges; typically settling to $\pm 1/2$ LSB for a full-scale 2.55 volt step in 800ns.
5. The AD558 is designed and specified to operate from a single +4.5V to +16.5V power supply.
6. Low digital input currents, 100 μ A max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible over the entire operating V_{CC} range.

(continued further)

SPECIFICATIONS (@ T_A = +25°C, V_{CC} = +5V to +15V unless otherwise specified)

Model	AD558J			AD558K			AD558S ¹			AD558T ¹			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			8			8			8			8	Bits
RELATIVE ACCURACY ² 0 to +70°C -55°C to +125°C			±1/2			±1/4			±1/2 ±3/4			±1/4 ±3/8	LSB LSB
OUTPUT Ranges ³		0 to +2.56 0 to +10			0 to +2.56 0 to +10			0 to +2.56 0 to +10			0 to +2.56 0 to +10		V V mA
Current Source Sink	+5	Internal Passive Pull-Down to Ground ⁴		+5	Internal Passive Pull-Down to Ground		+5	Internal Passive Pull-Down to Ground		+5	Internal Passive Pull-Down to Ground		
OUTPUT SETTLING TIME ⁵ 0 to 2.56 Volt Range 0 to 10 Volt Range ⁴		0.8 2.0	1.5 3.0		0.8 2.0	1.5 3.0		0.8 2.0	1.5 3.0		0.8 2.0	1.5 3.0	μs μs
FULL SCALE ACCURACY ⁶ @25°C T _{min} to T _{max}			±1.5 ±2.5			±0.5 ±1			±1.5 ±2.5			±0.5 ±1	LSB LSB
ZERO ERROR @25°C T _{min} to T _{max}			±1 ±2			±1/2 ±1			±1 ±2			±1/2 ±1	LSB LSB
MONOTONICITY ⁷ T _{min} to T _{max}		Guaranteed			Guaranteed			Guaranteed			Guaranteed		
DIGITAL INPUTS T _{min} to T _{max} Input Current Data Inputs, Voltage Bit On - Logic "1" Bit On - Logic "0" Control Inputs, Voltage On - Logic "1" On - Logic "0" Input Capacitance			±100			±100			±100			100	μA
	2.0			2.0			2.0			2.0			V
	0	0.8		0	0.8		0	0.8		0	0.8		V
	2.0			2.0			2.0			2.0			V
	0	0.8		0	0.8		0	0.8		0	0.8		V
	4			4			4			4		0.8	pF
TIMING ⁸ t _W Strobe Pulse Width T _{min} to T _{max} t _{DH} Data Hold Time T _{min} to T _{max} t _{DS} Data Set-Up Time T _{min} to T _{max}	200 270			200 270			200 270			200 270			ns ns
	10			10			10			10			ns
	10			10			10			10			ns
	200			200			200			200			ns
	270			270			270			270			ns
POWER SUPPLY Operating Voltage Range (V _{CC}) 2.56 Volt Range 10 Volt Range Current (I _{CC}) Rejection Ratio	+4.5 +11.4		+16.5 +16.5	+4.5 +11.4		+16.5 +16.5	+4.5 +11.4		+16.5 +16.5	+4.5 +11.4		+16.5 +16.5	V V mA %/%
POWER DISSIPATION, V _{CC} = 5V V _{CC} = 15V	75 225	125 375		75 225	125 375		75 225	125 375		75 225	125 375		mW mW
OPERATING TEMPERATURE RANGE	0		+70	0		+70	-55		+125	-55		+125	°C


NOTES

- The AD558 S & T grades are available processed and screened to MIL-STD-883 Class B. Consult Analog Devices' Military Databook for details.
- Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.
- Operation of the 0 to 10 volt output range requires a minimum supply voltage of +11.4 volts.
- Passive pull-down resistance is 2kΩ for 2.56 volt range, 10kΩ for 10 volt range.
- Settling time is specified for a positive-going full-scale step to ±1/2LSB. Negative-going steps to zero are slower, but can be improved with an external pull-down.
- The full range output voltage for the 2.56 range is 2.55V and is guaranteed with a +5V supply, for the 10V range, it is 9.960V guaranteed with a +15V supply.
- A monotonic converter has a maximum differential linearity error of ±1LSB.
- See Figure 7.

Specifications shown in **boldface** are tested on all production units at final electrical test.
Specifications subject to change without notice.

AD558 METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



ABSOLUTE MAXIMUM RATINGS

V_{CC} to Ground	.0V to +18V
Digital Inputs (Pins 1-10)	0 to +7.0V
V_{OUT}	Indefinite Short to Ground Momentary Short to V_{CC}
Power Dissipation	450mW
Storage Temperature Range	
N/P (Plastic) Packages	-25°C to +100°C
D (Ceramic) Package	-55°C to +150°C
Lead Temperature (soldering, 10 second)	300°C
Thermal Resistance	
Junction to Ambient/Junction to Case	
D (Ceramic) Package	100/30°C/W
N/P (Plastic) Packages	140/55°C/W




Figure 1a. AD558 Pin Configuration (DIP)




Figure 1b. AD558 Pin Configuration (PLCC)

AD558 ORDERING GUIDE

Model	Package Options*	Temperature	Relative Accuracy Error Max T_{min} to T_{max}	Full-Scale Error, Max T_{min} to T_{max}
AD558JN	Plastic (N-16)	0 to +70°C	$\pm 1/2$ LSB	± 2.5 LSB
AD558JP	PLCC (P-20A)	0 to +70°C	$\pm 1/2$ LSB	± 2.5 LSB
AD558JD	TO-116 (D-16)	0 to +70°C	$\pm 1/2$ LSB	± 2.5 LSB
AD558KN	Plastic (N-16)	0 to +70°C	$\pm 1/4$ LSB	± 1 LSB
AD558KP	PLCC (P-20A)	0 to +70°C	$\pm 1/4$ LSB	± 1 LSB
AD558KD	TO-116 (D-16)	0 to +70°C	$\pm 1/4$ LSB	± 1 LSB
AD558SD	TO-116 (D-16)	-55°C to +125°C	$\pm 3/4$ LSB	± 2.5 LSB
AD558TD	TO-116 (D-16)	-55°C to +125°C	$\pm 3/8$ LSB	± 1 LSB

*See Section 13 for package outline information.

(continued from features page)

7. The single-chip, low power I²L design of the AD558 is inherently more reliable than hybrid multi-chip or conventional single-chip bipolar designs. The AD558S and T grades which are specified over the -55°C to +125°C temperature range, are available processed to MIL-STD-883, Class B.
8. All AD558 grades are available in chip form with guaranteed specifications from +25°C to T_{max}. MIL-STD-883, Class B visual inspection is standard on Analog Devices bipolar chips. Contact the factory for additional chip information.

CIRCUIT DESCRIPTION

The AD558 consists of four major functional blocks, fabricated on a single monolithic chip (see Figure 2). The main D to A converter section uses eight equally-weighted laser-trimmed current sources switched into a silicon-chromium thin-film R/2R resistor ladder network to give a direct but unbuffered 0mV to 400mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.




Figure 2. AD558 Functional Block Diagram

The high-speed output buffer amplifier is operated in the non-inverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin-film laser-trimmed to match and track the DAC resistors and to assure precise initial calibration of the two output ranges, 0V to 2.56V and 0V to 10V. The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.

The internal precision voltage reference is of the patented band-gap type. This device produces a reference voltage of 1.2 volts and thus, unlike 6.3 volt temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low-power, small geometry and high-speed are advantages of the I²L design as applied to this section. I²L is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a μ P or data bus, wiring \overline{CS} and \overline{CE} to ground renders the latches "transparent" for direct DAC access.

MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD558, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further ensure reliability, military-temperature range AD558 grades S and T are available screened to MIL-STD-883. For more complete data sheet information consult the Analog Devices' Military Databook.

CHIP AVAILABILITY

The AD558 is available in laser-trimmed, passivated chip form. AD558J and AD558T chips are available. Consult the factory for details.

Digital Input Code			Output Voltage	
Binary	Hexadecimal	Decimal	2.56V Range	10.00V Range
0000 0000	00	0	0	0
0000 0001	01	1	0.010V	0.039V
0000 0010	02	2	0.020V	0.078V
0000 1111	0F	15	0.150V	0.586V
0001 0000	10	16	0.160V	0.625V
0111 1111	7F	127	1.270V	4.961V
1000 0000	80	128	1.280V	5.000V
1100 0000	C0	192	1.920V	7.500V
1111 1111	FF	255	2.55V	9.961V

Input Logic Coding

CONNECTING THE AD558


The AD558 has been configured for ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision that must be made by the user is a single jumper to select output voltage range. Clean circuit-board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.

Figure 3 shows the two alternative output range connections. The 0V to 2.56V range may be selected for use with any power supply between +4.5V and +16.5V. The 0V to 10V range requires a power supply of +11.4V to +16.5V.


Because of its precise factory calibration, the AD558 is intended to be operated without user trims for gain and offset; therefore no provisions have been made for such user-trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with V_{OUT} SENSE will increase the output range.

For example if a 0V to 10.24V output range is desired ($40mV = 1LSB$), a nominal resistance of 850Ω is required. It must be remembered that, although the internal resistors all ratio-match and track, the *absolute* tolerance of these resistors is typically $\pm 20\%$ and the *absolute* TC is typically $-50ppm/^{\circ}C$ (0 to $-100ppm/^{\circ}C$). That must be considered when re-scaling is performed. Figure 4 shows the recommended circuitry for a full-scale output range of 10.24 volts. Internal resistance values shown are nominal.

NOTE: Decreasing the scale by putting a resistor in series with V_{OUT} will not work properly due to the code-dependent currents in GND . Adjusting offset by injecting dc at GND is not recommended for the same reason.



a. 0V to 2.56V Output Range



b. 0V to 10V Output Range

Figure 3. Connection Diagrams




Figure 4. 10.24V Full-Scale Connection

GROUNDING AND BYPASSING*

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD558 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.

The AD558 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 5 shows how the ground connections should be made.

It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD558, it is recommended that common ground tie-points should be provided at *each* such device. If only one system ground can be connected directly to the AD558, it is recommended that analog common be selected.




Figure 5. Recommended Grounding and Bypassing

POWER SUPPLY CONSIDERATIONS

The AD558 is designed to operate from a single positive power supply voltage. Specified performance is achieved for any supply voltage between +4.5V and +16.5V. This makes the AD558 ideal for battery-operated, portable, automotive or digital main-frame applications.

The only consideration in selecting a supply voltage is that, in order to be able to use the 0V to 10V output range, the power supply voltage must be between +11.4V and +16.5V. If, however, the 0V to 2.56V range is to be used, power consumption will be minimized by utilizing the lowest available supply voltage (above +4.5V).

*For additional insight, "An IC Amplifier Users' Guide to Decoupling, Grounding and Making Things Go Right For A Change", is available at no charge from any Analog Devices Sales Office.

TIMING AND CONTROL

The AD558 has data input latches that simplify interface to 8- and 16-bit data buses. These latches are controlled by Chip Enable (\overline{CE}) and Chip Select (\overline{CS}) inputs. \overline{CE} and \overline{CS} are internally "NORed" so that the latches transmit input data to the DAC section when both \overline{CE} and \overline{CS} are at Logic "0". If the application does not involve a data bus, a "00" condition allows for direct operation of the DAC. When either \overline{CE} or \overline{CS} go to Logic "1", the input data is latched into the registers and held until both \overline{CE} and \overline{CS} return to "0". (Unused \overline{CE} or \overline{CS} inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.

Input Data	\overline{CE}	\overline{CS}	DAC Data	Latch Condition
0	0	0	0	"transparent"
1	0	0	1	"transparent"
0	f	0	0	latching
1	f	0	1	latching
0	0	f	0	latching
1	0	f	1	latching
X	1	X	previous data	latched
X	X	1	previous data	latched

Notes: X = Does not matter
f = Logic Threshold at Positive-Going Transition

Table I. AD558 Control Logic Truth Table




Figure 6. AD558 Control Logic Function

In a level-triggered latch such as that in the AD558 there is an interaction between data setup and hold times and the width of the enable pulse. In an effort to reduce the time required to test all possible combinations in production, the AD558 is tested with $t_{DS} = t_W = 200\text{ns}$ at 25°C and 270ns at T_{\min} and T_{\max} , with $t_{DH} = 10\text{ns}$ at all temperatures. Failure to comply with these specifications may result in data not being latched properly.

and 270ns at T_{\min} and T_{\max} , with $t_{DH} = 10\text{ns}$ at all temperatures. Failure to comply with these specifications may result in data not being latched properly.

Figure 7 shows the timing for the data and control signals; \overline{CE} and \overline{CS} are identical in timing as well as in function.






Figure 7. AD558 Timing

USE OF V_{OUT} SENSE

Separate access to the feedback resistor of the output amplifier allows additional application versatility. Figure 8a shows how $I \times R$ drops in long lines to remote loads may be cancelled by putting the drops "inside the loop." Figure 8b shows how the separate sense may be used to provide a higher output current by feeding back around a simple current booster.



a. Compensation for $I \times R$ Drops in Output Lines



b. Output Current Booster

Figure 8. Use of V_{OUT} Sense

OPTIMIZING SETTling TIME

In order to provide single-supply operation and zero-based output voltage ranges, the AD558 output stage has a passive "pull-down" to ground. As a result, settling time for negative-going output steps may be longer than for positive-going output steps. The relative difference depends on load resistance and capacitance. If a negative power supply is available, the negative-going settling time may be improved by adding a pull-down resistor from the output to the negative supply as shown in Figure 9. The value of the resistor should be such that, at zero voltage out, current through that resistor is 0.5mA max.




Figure 9. Improved Settling Time

BIPOLAR OUTPUT RANGES

The AD558 was designed for operation from a single power supply and is thus capable of providing only unipolar (0V to +2.56 and 0V to 10V) output ranges. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 10 shows how a ±1.28 volt output range may be achieved when a -5 volt power supply is available. The offset is provided by the AD589 precision 1.2 volt reference which will operate from a +5 volt supply. The AD544 output amplifier can provide the necessary ±1.28 volt output swing from ±5 volt supplies. Coding is complementary offset binary.






Figure 10. Bipolar Operation of AD558 from ±5V Supplies

INTERFACING THE AD558 TO MICROPROCESSOR DATA BUSES*


The AD558 is configured to act like a "write only" location in memory that may be made to coincide with a read only memory location or with a RAM location. The latter case allows data previously written into the DAC to be read back later via the RAM. Address decoding is partially complete for either ROM or RAM. Figure 11 shows interfaces for three popular microprocessor systems.



a. 6800/AD558 Interface



b. 8080A/AD558 Interface



c. 1802/AD558 Interface

Figure 11. Interfacing the AD558 to Microprocessors

*The microprocessor-interface capabilities of the AD558 are extensive. A comprehensive application note, "Interfacing the AD558 DACPORT™ to Microprocessors" is available from any Analog Devices Sales Office upon request, free of charge.

AD558 Performance (typical @ +25°C, $V_{CC} \pm +5V$ to +15V unless otherwise noted)




Figure 12. Full-Scale Accuracy vs. Temperature Performance of AD558




Figure 13. Zero Drift vs. Temperature Performance of AD558




Figure 14. Quiescent Current vs. Power Supply Voltage for AD558




Figure 15. AD558 Settling Characteristic Detail 0V to 2.56V Output Range Full-Scale Step




Figure 16. AD558 Settling Characteristic Detail 0V to 10V Output Range Full-Scale Step.





Figure 17. AD558 Logic Timing

FEATURES

Complete Current Output Converter
High Stability Buried Zener Reference
Laser Trimmed to High Accuracy (1/4LSB Max Error, AD561K, T)
Trimmed Output Application Resistors for 0 to +10, ± 5 Volt Ranges
Fast Settling – 250ns to 1/2LSB
Guaranteed Monotonicity Over Full Operating Temperature Range
TTL/DTL and CMOS Compatible (Positive True Logic)
Single Chip Monolithic Construction
Available in Chip Form

AD561 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD561 is an integrated circuit 10-bit digital-to-analog converter combined with a high stability voltage reference fabricated on a single monolithic chip. Using 10 precision high-speed current-steering switches, a control amplifier, voltage reference, and laser-trimmed thin-film SiCr resistor network, the device produces a fast, accurate analog output current. Laser trimmed output application resistors are also included to facilitate accurate, stable current-to-voltage conversion; they are trimmed to 0.1% accuracy, thus eliminating external trimmers in many situations.

Several important technologies combine to make the AD561 the most accurate and most stable 10-bit DAC available. The low temperature coefficient, high stability thin-film network is trimmed at the wafer level by a fine resolution laser system to 0.01% typical linearity. This results in an accuracy specification of $\pm 1/4$ LSB max for the K and T versions, and $1/2$ LSB max for the J and S versions.

The AD561 also incorporates a low noise, high stability surface zener diode to produce a reference voltage with excellent long term stability and temperature cycle characteristics which challenge the best discrete zener references. A temperature compensation circuit is laser-trimmed to allow custom correction of the temperature coefficient of each device. This results in a typical full-scale temperature coefficient of $15\text{ppm}/^\circ\text{C}$; the T.C. is tested and guaranteed to $30\text{ppm}/^\circ\text{C}$ max for the K and T versions, $60\text{ppm}/^\circ\text{C}$ max for the S, and $80\text{ppm}/^\circ\text{C}$ for the J.

The AD561 is available in four performance grades. The AD561J and K are specified for use over the 0 to $+70^\circ\text{C}$

temperature range and are available in either a 16-pin hermetically-sealed ceramic DIP or a 16-pin molded plastic DIP. The AD561S and T grades are specified for the -55°C to $+125^\circ\text{C}$ range and are available in the ceramic package.

PRODUCT HIGHLIGHTS

- Advanced monolithic processing and laser trimming at the wafer level have made the AD561 the most accurate 10-bit converter available while keeping costs consistent with large volume integrated circuit production. The AD561K and T have $1/4$ LSB max relative accuracy and $1/2$ LSB max differential nonlinearity. The low T.C. R-2R ladder guarantees that all AD561 units will be monotonic over the entire operating temperature range.
- Digital system interfacing is simplified by the use of a positive true straight binary code. The digital input voltage threshold is a function of the positive supply level; connecting V_{CC} to the digital logic supply automatically sets the threshold to the proper level for the logic family being used. Logic sink current requirement is only $25\mu\text{A}$.
- The high speed current steering switches are designed to settle in less than 250ns for the worst case digital code transition. This allows construction of successive-approximation A/D converters in the 3 to $5\mu\text{s}$ range.
- The AD561 has an output voltage compliance range from -2 to $+10$ volts, thus allowing direct current-to-voltage conversion with just an output resistor, omitting the op amp. The $40\text{M}\Omega$ open collector output impedance results in negligible errors due to output leakage currents.

*Covered by Patent Nos.: 3,940,760; 3,747,088; RE 28,633; 3,803,590; RE 29,619; 3,961,326; 4,141,004; 4,213,806; 4,136,349.

SPECIFICATIONS ($T_A = +25^\circ\text{C}$, $V_{CC} \pm 5\text{V}$, $V_{EE} = -15\text{V}$, unless otherwise specified)

MODEL	AD561J			AD561K			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
RESOLUTION	10 Bits			10 Bits			
ACCURACY (Error Relative to Full Scale)		$\pm 1/4$ (0.025)	$\pm 1/2$ (0.05)	$\pm 1/8$ (0.012)	$\pm 1/4$ (0.025)		LSB % of F.S.
DIFFERENTIAL NONLINEARITY		$\pm 1/2$		$\pm 1/4$	$\pm 1/2$		LSB
DATA INPUTS							
TTL, $V_{CC} = +5\text{V}$							
Bit ON Logic "1"	+2.0			*			V
Bit OFF Logic "0"			+0.8		*		V
CMOS, $10\text{V} \leq V_{CC} \leq 16.5\text{V}$ (See Figure 1)							
Bit ON Logic "1"		$70\% V_{CC}$		*			V
Bit OFF Logic "0"			$30\% V_{CC}$		*		V
Logic Current (Each Bit) (T_{\min} to T_{\max})							
Bit ON Logic "1"		+5	+100	*	*		nA
Bit OFF Logic "0"		-5	-25	*	*		μA
OUTPUT							
Current							
Unipolar	1.5	2.0	2.4	*	*	*	mA
Bipolar	± 0.75	± 1.0	± 1.2	*	*	*	mA
Resistance (Exclusive of Application Resistors)		40M			*		Ω
Unipolar Zero (All Bits OFF)		0.01	0.05		*	*	% of F.S.
Capacitance		25			*		pF
Compliance Voltage	-2	-3	+10	*	*	*	V
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON		250			*		ns
POWER REQUIREMENTS							
V_{CC} , +4.5V dc to +16.5V dc		8	10	*	*		mA
V_{EE} , -10.8V dc to -16.5V dc		12	16	*	*		mA
POWER SUPPLY GAIN SENSITIVITY							
V_{CC} , +4.5V dc to +16.5V dc		2	10	*	*		ppm of F.S./%
V_{EE} , -10.8V dc to -16.5V dc		4	25	*	*		ppm of F.S./%
TEMPERATURE RANGE							
Operating		0 to +70			*	*	$^\circ\text{C}$
Storage ("D" Package)		-65 to +150			*	*	$^\circ\text{C}$
("N" Package)		-25 to +85			*	*	$^\circ\text{C}$
TEMPERATURE COEFFICIENTS							
With Internal Reference							
Unipolar Zero		1	10		1	5	ppm of F.S./ $^\circ\text{C}$
Bipolar Zero		2	20		2	10	ppm of F.S./ $^\circ\text{C}$
Full Scale		15	80		15	30	ppm of F.S./ $^\circ\text{C}$
Differential Nonlinearity		2.5			2.5		ppm of F.S./ $^\circ\text{C}$
MONOTONICITY		Guaranteed over full operating temp. range			Guaranteed over full operating temp. range		
PROGRAMMABLE OUTPUT RANGES		0 to +10			*		V
		-5 to +5			*		V
CALIBRATION ACCURACY							
Full Scale Error with Fixed 25 Ω Resistor		± 0.1			*		% of F.S.
Bipolar Zero Error with Fixed 10 Ω Resistor		± 0.1			*		% of F.S.
CALIBRATION ADJUSTMENT RANGE							
Full Scale (With 50 Ω Trimmer)		± 0.5			*		% of F.S.
Bipolar Zero (With 50 Ω Trimmer)		± 0.5			*		% of F.S.

NOTES

*Specifications same as AD561J specs.

Specifications subject to change without notice.

MODEL	AD561S			AD561T			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
RESOLUTION	10 Bits			10 Bits			
ACCURACY (Error Relative to Full Scale)		±1/4 (0.025)	±1/2 (0.05)		±1/8 (0.012)	±1/4 (0.025)	LSB % of F.S.
DIFFERENTIAL NONLINEARITY		±1/2			±1/4	±1/2	LSB
DATA INPUTS							
TTL, V _{CC} = +5V							
Bit ON Logic "1"	+2.0			**			V
Bit OFF Logic "0"			+0.8			**	V
CMOS, 10V ≤ V _{CC} ≤ 16.5V (See Figure 1)							
Bit ON Logic "1"	70% V _{CC}			**			V
Bit OFF Logic "0"			30% V _{CC}			**	V
Logic Current (Each Bit) (T _{min} to T _{max})							
Bit ON Logic "1"		+20	+100	**	**		nA
Bit OFF Logic "0"		-25	-100	**	**		μA
OUTPUT							
Current							
Unipolar	1.5	2.0	2.4	**	**	**	mA
Bipolar	±0.75	±1.0	±1.2	**	**	**	mA
Resistance (Exclusive of Application Resistors)							
Unipolar Zero (All Bits OFF)		40M			**		Ω
Capacitance		25			**	**	pF
Compliance Voltage	-2	-3	+10	**	**	**	V
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON							
		250			**		ns
POWER REQUIREMENTS							
V _{CC} , +4.5V dc to +16.5V dc		6	10	**	**	**	mA
V _{EE} , -10.8V dc to -16.5V dc		11	16	**	**	**	mA
POWER SUPPLY GAIN SENSITIVITY							
V _{CC} , +4.5V dc to +16.5V dc		2	10	**	**	**	ppm of F.S./°C
V _{EE} , -10.8V dc to -16.5V dc		4	25	**	**	**	ppm of F.S./°C
TEMPERATURE RANGE							
Operating		-55 to +125		**	**	**	°C
Storage		-65 to +150		**	**	**	°C
TEMPERATURE COEFFICIENTS With Internal Reference							
Unipolar Zero		1	10	1	5		ppm of F.S./°C
Bipolar Zero		2	20	2	10		ppm of F.S./°C
Full Scale		15	60	15	30		ppm of F.S./°C
Differential Nonlinearity		2.5		2.5			ppm of F.S./°C
MONOTONICITY		Guaranteed over full operating temp. range		Guaranteed over full operating temp. range			
PROGRAMMABLE OUTPUT RANGES							
		0 to +10		**			V
		-5 to +5		**			V
CALIBRATION ACCURACY							
Full Scale Error with Fixed 25Ω Resistor							
Bipolar Zero Error with Fixed 10Ω Resistor		±0.1		**			% of F.S.
CALIBRATION ADJUSTMENT RANGE							
Full Scale (With 50Ω Trimmer)		±0.5		**			% of F.S.
Bipolar Zero (With 50Ω Trimmer)		±0.5		**			% of F.S.

NOTES

**Specifications same as AD561S specs.
Specifications subject to change without notice.

CIRCUIT DESCRIPTION

A simplified schematic with the essential circuit features of the AD561 is shown in Figure 5. The voltage reference, CR1, is a buried zener (or subsurface breakdown diode). This device exhibits far better all-around performance than the NPN base-emitter reverse-breakdown diode (surface zener), which is in nearly universal use in integrated circuits as a voltage reference. Greatly improved long term stability and lower noise are the major benefits the buried zener derives from isolating the breakdown point from surface stress and mobile oxide charge effects. The nominal 7.5 volt device (including temperature compensation circuitry) is driven by a current source to the negative supply so that the positive supply can be allowed to go as low as 4.5 volts. The temperature coefficient of each diode is determined individually; this data is then used to laser trim a compensating circuit to balance the overall T.C. to zero. The typical resulting T.C. is 0 to ± 15 ppm/ $^{\circ}$ C.

The negative reference level is inverted and scaled by A_1 to give a +2.5 volt reference (which can be driven by the low positive supply). The AD561, packaged in the 16-pin DIP, has the +2.5 volt reference (REF OUT) connected directly to the input of the control amplifier (REF IN). The buffered reference is not directly available externally except through the 2.5k Ω bipolar offset resistor.

The 2.5k Ω scaling resistor and control amplifier A_2 then force a 1mA reference current to flow through reference transistor Q_1 , which has a relative emitter area of 8A. This is accom-

plished by forcing the bottom of the ladder to the proper voltage. Since Q_1 and Q_2 have equal emitter areas and have equal 5k Ω emitter resistors, Q_2 also carries 1mA. The ladder voltage drop constrains Q_7 (with area 4A) to carry only 0.5mA; Q_8 carries 0.25mA, etc.

The first four significant bit cells are scaled exactly in emitter area to match Q_1 for optimum V_{BE} and V_{BE} drift match, as well as for beta match. These effects are insignificant for the lower order bits, which account for a total of only 1/16 of full scale. However, the 18mV V_{BE} difference between two matched transistors carrying emitter currents in a ratio of 2:1 must be corrected. This is done by forcing 120 μ A through the 150 Ω interbase resistors. These resistors and the R-2R ladder resistors are actively laser-trimmed at the wafer level to bring total device accuracy to better than 1/4LSB. Sufficient ratio accuracy in the last two bits is obtained by simple emitter area ratio such that it is unnecessary to use additional area for ladder resistors. The current in Q_{16} is added to the ladder to balance it properly but is not switched to the output; thus full scale is $1023/1024 \times 2$ mA.

The switching cell of Q_3, Q_4, Q_5 and Q_6 serves to steer the cell current either to ground (BIT 1 low) or to the DAC output (BIT 1 high). The entire switching cell carries the same current whether the bit is on or off, thus minimizing thermal transients and ground current errors. The logic threshold, which is generated from the positive supply (see Digital Logic Interface) is applied to one side of each cell.




Figure 1. Circuit Diagram Showing Reference, Control Amplifier, Switching Cell, R-2R Ladder, and Bit Arrangement of AD561

PIN CONFIGURATION TOP VIEW




Figure 2.

AD561 ORDERING GUIDE

MODEL	TEMP RANGE	ACCURACY @ +25 $^{\circ}$ C	GAIN T.C. (of F.S./ $^{\circ}$ C)	PACKAGE OPTIONS*
AD561JD	0 to +70 $^{\circ}$ C	$\pm 1/2$ LSB max	80ppm max	D-16
AD561JN	0 to +70 $^{\circ}$ C	$\pm 1/2$ LSB max	80ppm max	N-16
AD561KD	0 to +70 $^{\circ}$ C	$\pm 1/4$ LSB max	30ppm max	D-16
AD561KN	0 to +70 $^{\circ}$ C	$\pm 1/4$ LSB max	30ppm max	N-16
AD561SD	-55 to +125 $^{\circ}$ C	$\pm 1/2$ LSB max	60ppm max	D-16
AD561TD	-55 to +125 $^{\circ}$ C	$\pm 1/4$ LSB max	30ppm max	D-16



*See Section 13 for package outline information.

AD562/AD563

FEATURES

True 12-Bit Accuracy
Guaranteed Monotonicity Over Full Temperature Range
Hermetic 24-Pin DIP
TTL/DTL and CMOS Compatibility
Positive True Logic

AD562, AD563 PIN CONFIGURATIONS



PRODUCT DESCRIPTION

The AD562/AD563 are monolithic 12-bit digital-to-analog converters consisting of especially designed precision bipolar switches and control amplifiers and compatible high stability silicon chromium thin film resistors. The AD563 also includes its own internal voltage reference.

A unique combination of advanced circuit design, high stability SiCr thin film resistor processing and laser trimming technology provide the AD562/AD563 with true 12-bit accuracy. The maximum error at +25°C is limited to $\pm\frac{1}{2}$ LSB on all versions and monotonicity is guaranteed over the full operating temperature range.

The AD562 and AD563 are recommended for high accuracy 12-bit D/A converter applications where true 12-bit performance is required, but low cost and small size are considerations. Both devices are also ideal for use in constructing A/D conversion systems and as building blocks for higher resolution D/A systems. J and K versions are specified for operation over the 0 to +70°C temperature range, the S and T for operation over the extended temperature range, -55°C to +125°C.

PRODUCT HIGHLIGHTS

1. The AD562 multiplies in two quadrants when a varying reference voltage is applied. When multiplication is not required, the AD563 is recommended with its internal low drift voltage reference.
2. True 12-bit resolution is achieved with guaranteed monotonicity over the full operating temperature range. Voltage outputs are easily implemented by using an external operational amplifier and the AD562/AD563s internally provided feedback resistors.
3. The devices incorporate a newly developed and fully differential, non-saturating precision current switching cell structure which provides increased immunity to supply voltage variation and also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation.

4. The thin film resistor network contains gain, range, and bipolar offset resistors so that various output voltage ranges can be programmed by changing connections to the device terminal leads. Thin film resistors are laser trimmed while the device is powered to accurately calibrate all scale factors. The scale factors are dependent upon the tracking coefficient ($< \pm 2\text{ppm}/^\circ\text{C}$) of these resistors, rather than upon their absolute temperature coefficients.
5. TTL or CMOS input can be accommodated for supply voltages from +5V to +15V.
6. Positive true logic eliminates the need for additional inverter components.

*Covered by Patent Nos. 3,961,326; 4,141,004; 3,747,088; RE 28,633; 3,803,590; 4,020,486; the AD563 is also covered by 4,213,806; 4,136,349.

SPECIFICATIONS $(T_A = +25^\circ\text{C}$, unless otherwise specified)

MODEL	AD562KD/BIN AD562KD/BCD	AD562AD/BIN AD562AD/BCD	AD562SD/BIN AD562SD/BCD
DATA INPUTS (positive True, Binary (BCD) and Offset Binary (BCD))			
TTL, $V_{CC} = +5V$, Pin 2			
Open Circuit			
Bit ON Logic "1"	+2.0V	*	*
Bit OFF Logic "0"	+0.8V max	*	*
CMOS, $4.75 \leq V_{CC} \leq 15.8$, Pin 2 Tied to Pin 1			
Bit ON Logic "1"	$70\%V_{CC}$ min	*	*
Bit OFF Logic "0"	$30\%V_{CC}$ max	*	*
Logic Current (Each Bit)			
Bit ON Logic "1"	+20nA typ, +100nA max	*	*
Bit OFF Logic "0"	-50 μ A typ, -100 μ A max	*	*
OUTPUT			
Current			
Unipolar	-1.6mA min, -2.0mA typ, -2.4mA max	*	*
Bipolar	± 0.8 mA min, ± 1.0 mA typ, ± 1.2 mA max	*	*
Resistance (Exclusive of Span Resistors)			
Unipolar Zero (All Bits OFF)	5.3k Ω min, 6.6k Ω typ, 7.9k Ω max	*	*
Capacitance	0.01% of F.S. typ, 0.05% of F.S. max	*	*
Compliance Voltage	33pF typ	*	*
	-1.5V to +10V typ	*	*
RESOLUTION			
Binary	12 Bits	*	*
BCD	3 Digits	*	*
ACCURACY (Error Relative to Full Scale)			
Binary	$\pm 1/2$ LSB max	*	$\pm 1/4$ LSB max
BCD	$\pm 1/2$ LSB max	*	$\pm 1/10$ LSB max
DIFFERENTIAL NONLINEARITY			
	$\pm 1/2$ LSB max	*	*
SETTLING TIME TO 1/2LSB			
All Bits ON-to-OFF or OFF-to-ON	1.5 μ s typ	*	*
POWER REQUIREMENTS			
V_{CC} , +4.75 to +15.8V dc	15mA typ, 18mA max	*	*
V_{EE} , -15V dc $\pm 5\%$	20mA typ, 25mA max	*	*
POWER SUPPLY GAIN SENSITIVITY			
V_{CC} @ +5V dc	2ppm of F.S./% max	*	*
V_{CC} @ +15V dc	2ppm of F.S./% max	*	*
V_{EE} @ -15V dc	6ppm of F.S./% max	*	*
TEMPERATURE RANGE			
Operating	0 to +70 $^\circ$ C typ	-25 $^\circ$ C to +85 $^\circ$ C	-55 $^\circ$ C to +125 $^\circ$ C
Storage	-65 $^\circ$ C to +150 $^\circ$ C typ	*	*
TEMPERATURE COEFFICIENT			
Unipolar Zero	2ppm of F.S./ $^\circ$ C max	*	*
Bipolar Zero	4ppm of F.S./ $^\circ$ C max	*	*
Gain	5ppm of F.S./ $^\circ$ C max	*	*
Differential Nonlinearity	2ppm of F.S./ $^\circ$ C	*	1ppm of F.S./ $^\circ$ C
MONOTONICITY			
	Guaranteed Over Full Operating Temperature Range	*	*
EXTERNAL ADJUSTMENTS¹			
Gain Error with Fixed 50 Ω Resistor	$\pm 0.2\%$ of F.S. typ	*	*
Bipolar Zero Error with Fixed 50 Ω Resistor	$\pm 0.1\%$ of F.S. typ	*	*
Gain Adjustment Range	$\pm 0.25\%$ of F.S. typ	*	*
Binary Bipolar Zero Adjustments Range	$\pm 0.25\%$ of F.S. typ	*	*
BCD Bipolar Offset Adjustment Range	$\pm 0.17\%$ of F.S. typ	*	*
PROGRAMMABLE OUTPUT RANGES			
	0 to +5V typ	*	*
	-2.5V to +2.5V typ	*	*
	0V to +10V typ	*	*
	-5V to +5V typ	*	*
	-10V to +10V typ	*	*
REFERENCE INPUT			
Input Impedance	20k Ω typ	*	*

*Specifications same as AD562KD. **Specifications same as AD563KD. ***Specifications same as AD563JD. ¹ Device calibrated with internal reference. Specifications subject to change without notice.

THE AD562/AD563 OFFERS TRUE 12-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

Accuracy: Analog Devices defines accuracy as the maximum deviation of the actual DAC output from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD563, for example, is laser trimmed to $\frac{1}{4}$ LSB (0.006% of F.S.) maximum error at +25°C for K, S and T versions . . . $\frac{1}{2}$ LSB for the J version.

Monotonicity: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD562/AD563 are monotonic over their full operating temperature range.

Differential Nonlinearity: Monotonic behavior requires that the differential nonlinearity error be < 1 LSB both at 25°C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a one LSB change in digital input code. For example, for a 10V full-scale output, a change of one LSB in the digital input code should result in a 2.4mV change in the analog output ($10V \times 1/4096 = 2.4mV$). If in actual use, however, a one LSB change in the input code results in a change of 1.3mV in analog output, the differential nonlinearity would be 1.1mV, or 0.011% of F.S. The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of 1ppm/°C could, under worst case conditions for a temperature change of +25°C to +125°C, add 0.01% ($100^\circ C \times 1ppm/^\circ C$) of error. The resulting error could then be as much as $0.006\% + 0.01\% = 0.016\%$ of F.S. (1LSB represents 0.024% of F.S.). All versions of the AD563 are 100% tested to be monotonic over the full operating temperature range.

UNIPOLAR DAC's STEP I . . . OUTPUT RANGE

Determine the output range required. For +10V F.S., connect the external operational amplifier output to Pin 10 and leave Pin 11 unconnected. For +5V F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

STEP II . . . ZERO ADJUST

Turn all bits OFF and adjust R_1 until op amp output is 0 volts.

STEP III . . . GAIN ADJUST

Turn all bits ON for binary DAC's (bits 1, 4, 5, 8, 9 and 12 ON for BCD DAC's). Adjust R_2 until op amp output is:

BINARY	BCD
4.9988V for +5V Range	4.9950 for +5V Range
9.9976 for +10V Range	9.9900 for +10V Range

BIPOLAR DAC's

Figure 1b is a typical connection scheme for the AD563 used in bipolar operation.

STEP I . . . OUTPUT RANGE

Determine the output range required. For $\pm 10V$ F.S., connect the external op amp output to Pin 11 and leave Pin 10 unconnected. For $\pm 5V$ F.S., connect the external op amp output to Pin 10 and leave Pin 11 unconnected. For $\pm 2.5V$ F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

STEP II . . . OFFSET ADJUST

Turn all bits OFF and adjust R_3 until op amp output is:
 -2.5000V for $\pm 2.5V$ Range
 -5.0000V for $\pm 5V$ Range
 -10.0000V for $\pm 10V$ Range

STEP III . . . GAIN ADJUST (Bipolar Zero)

Turn bit 1 ON for Binary DAC's (bits 2 and 4 ON for BCD DAC's). Adjust R_2 until op amp output is 0 volts.

ORDERING GUIDE

MODEL	INPUT CODE	TEMP. RANGE	ACCURACY @ +25°C	GAIN T.C. (of F.S./°C)	PACKAGE OPTION*
AD562KD/BIN	Binary	0 to +70°C	$\pm 1/2$ LSB max	5ppm max	D-24
AD562KD/BCD	Binary Coded Decimal	0 to +70°C	$\pm 1/2$ LSB max	5ppm max	D-24
AD562AD/BIN	Binary	-25°C to +85°C	$\pm 1/2$ LSB max	5ppm max	D-24
AD562AD/BCD	Binary Coded Decimal	-25°C to +85°C	$\pm 1/2$ LSB max	5ppm max	D-24
AD562SD/BIN	Binary	-55°C to +125°C	$\pm 1/4$ LSB max	5ppm max	D-24
AD562SD/BCD	Binary Coded Decimal	-55°C to +125°C	$\pm 1/10$ LSB max	5ppm max	D-24
AD563JD/BIN	Binary	0 to +70°C	$\pm 1/2$ LSB max	50ppm max	D-24
AD563JD/BCD	Binary Coded Decimal	0 to +70°C	$\pm 1/2$ LSB max	50ppm max	D-24
AD563KD/BIN	Binary	0 to +70°C	$\pm 1/4$ LSB max	20ppm max	D-24
AD563KD/BCD	Binary Coded Decimal	0 to +70°C	$\pm 1/4$ LSB max	20ppm max	D-24
AD563SD/BIN	Binary	-55°C to +125°C	$\pm 1/4$ LSB max	30ppm max	D-24
AD563SD/BCD	Binary Coded Decimal	-55°C to +125°C	$\pm 1/4$ LSB max	30ppm max	D-24
AD563TD/BIN	Binary	-55°C to +125°C	$\pm 1/4$ LSB max	10ppm max	D-24
AD563TD/BCD	Binary Coded Decimal	-55°C to +125°C	$\pm 1/4$ LSB max	10ppm max	D-24

*See Section 13 for package outline information.

AD565A*/AD566A*

FEATURES

Single Chip Construction
Very High-Speed Settling to 1/2LSB
 AD565A: 250ns max
 AD566A: 350ns max
Full-Scale Switching Time: 30ns
Guaranteed for Operation with $\pm 12V$ Supplies
Linearity Guaranteed Over Temperature:
 1/2LSB max (AK, AT Grades)
Monotonicity Guaranteed Over Temperature
Low Power: AD566A = 180mW max;
 AD565A = 225mW max
Use with On-Board High-Stability Reference (AD565A)
or with External Reference (AD566A)
Low Cost

PRODUCT DESCRIPTION

The AD565A and AD566A are fast 12-bit digital-to-analog converters which incorporate the latest advances in analog circuit design to achieve high speeds at low cost.


The AD565A and AD566A use 12 precision, high-speed bipolar current-steering switches, control amplifier and a laser-trimmed thin-film resistor network to produce a very fast, high accuracy analog output current. The AD565A also includes a buried zener reference that features low-noise, long-term stability and temperature drift characteristics comparable to the best discrete reference diodes.

The combination of performance and flexibility in the AD565A and AD566A has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565A and AD566A have a 10-90% full-scale transition time less than 35ns and settle to within $\pm 1/2$ LSB in 250ns max (350ns for AD566A). Both are laser-trimmed at the wafer level to $\pm 1/8$ LSB typical linearity and are specified to $\pm 1/4$ LSB max error (K and T grades) at $+25^\circ\text{C}$. High speed and accuracy make the AD565A and AD566A the ideal choice for high-speed display drivers as well as fast analog-to-digital converters.


The laser trimming process which provides the excellent linearity is also used to trim both the absolute value and the temperature coefficient of the reference of the AD565A resulting in a typical full-scale gain TC of 10 ppm/ $^\circ\text{C}$. When tighter TC performance is required or when a system reference is available, the AD566A may be used with an external reference.

*Covered by Patent Nos.: 3,803,590; RE 28,633; 4,213,806; 4,136,349; 4,020,486; 3,747,088.

AD565A FUNCTIONAL BLOCK DIAGRAM



AD566A FUNCTIONAL BLOCK DIAGRAM



AD565A and AD566A are available in four performance grades. The AJ and AK are specified for use over the 0 to 70°C temperature range while the AS and AT grades are specified for the -55°C to $+125^\circ\text{C}$ range. All are packaged in a 24-pin, hermetically-sealed, ceramic dual in line package.

PRODUCT HIGHLIGHTS

1. The wide output compliance range of the AD565A and AD566A are ideally suited for fast, low noise, accurate voltage output configurations without an output amplifier.
2. The devices incorporate a newly developed, fully differential, nonsaturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562/3 with very fast switching times and an optimally-damped settling characteristic.
3. The devices also contain SiCr thin film application resistors which can be used with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full-scale and bipolar offset errors.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $V_{CC} = +15\text{V}$, $V_{EE} = -15\text{V}$, unless otherwise specified)

MODEL	AD565AJ			AD565AK			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS¹ (Pins 13 to 24)							
TTL or 5 Volt CMOS							
Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V
Bit OFF Logic "0"			+0.8			+0.8	V
Logic Current (each bit)							
Bit ON Logic "1"		+120	+300	+120	+300		μA
Bit OFF Logic "0"		+35	+100	+35	+100		μA
RESOLUTION							
			12			12	Bits
OUTPUT							
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	± 0.8	± 1.0	± 1.2	± 0.8	± 1.0	± 1.2	mA
Resistance (exclusive of span resistors)							
	6k	8k	10k	6k	8k	10k	Ω
Offset							
Unipolar		0.01	0.05	0.01	0.05		% of F.S. Range
Bipolar (Figure 3, $R_2 = 50\Omega$ fixed)		0.05	0.15	0.05	0.1		% of F.S. Range
Capacitance							
		25		25			pF
Compliance Voltage							
T_{\min} to T_{\max}	-1.5		+10	-1.5		+10	V
ACCURACY (error relative to full scale) +25°C							
		$\pm 1/4$	$\pm 1/2$	$\pm 1/8$	$\pm 1/4$		LSB
		(0.006)	(0.012)	(0.003)	(0.006)		% of F.S. Range
T_{\min} to T_{\max}		$\pm 1/2$	$\pm 3/4$	$\pm 1/4$	$\pm 1/2$		LSB
		(0.012)	(0.018)	(0.006)	(0.012)		% of F.S. Range
DIFFERENTIAL NONLINEARITY +25°C							
T_{\min} to T_{\max}		$\pm 1/2$	$\pm 3/4$	$\pm 1/4$	$\pm 1/2$		LSB
		MONOTONICITY GUARANTEED		MONOTONICITY GUARANTEED			
TEMPERATURE COEFFICIENTS							
With Internal Reference							
Unipolar Zero		1	2	1	2		ppm/°C
Bipolar Zero		5	10	5	10		ppm/°C
Gain (Full Scale)		15	50	10	20		ppm/°C
Differential Nonlinearity		2		2			ppm/°C
SETTLING TIME TO 1/2LSB							
All Bits ON-to-OFF or OFF-to-ON		150	250	150	250		ns
FULL SCALE TRANSITION							
10% to 90% Delay plus Rise Time		15	30	15	30		ns
90% to 10% Delay plus Fall Time		30	50	30	50		ns
TEMPERATURE RANGE							
Operating	0		+70	0		+70	°C
Storage	-65		+150	-65		+150	°C
POWER REQUIREMENTS							
V_{CC} , +11.4 to +16.5V dc		3	5	3	5		mA
V_{EE} , -11.4 to -16.5V dc		-12	-18	-12	-18		mA
POWER SUPPLY GAIN SENSITIVITY²							
$V_{CC} = +11.4$ to +16.5V dc		3	10	3	10		ppm of F.S./%
$V_{EE} = -11.4$ to -16.5V dc		15	25	15	25		ppm of F.S./%
PROGRAMMABLE OUTPUT							
RANGE (see Figures 2, 3, 4)							
		0 to +5		0 to +5			V
		-2.5 to +2.5		-2.5 to +2.5			V
		0 to +10		0 to +10			V
		-5 to +5		-5 to +5			V
		-10 to +10		-10 to +10			V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 50 Ω Resistor for R2 (Figure 2)							
		± 0.1	± 0.25	± 0.1	± 0.25		% of F.S. Range
Bipolar Zero Error with Fixed 50 Ω Resistor for R1 (Figure 3)							
		± 0.05	± 0.15	± 0.05	± 0.1		% of F.S. Range
Gain Adjustment Range (Figure 2)							
	± 0.25			± 0.25			% of F.S. Range
Bipolar Zero Adjustment Range							
	± 0.15			± 0.15			% of F.S. Range
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT							
Voltage							
	9.90	10.00	10.10	9.90	10.00	10.10	V
Current (available for external loads) ³							
	1.5	2.5		1.5	2.5		mA
POWER DISSIPATION							
		225	345	225	345		mW

NOTES

¹ The digital inputs are guaranteed but not tested over the operating temperature range.
² The power supply gain sensitivity is tested in reference to a V_{CC} , V_{EE} of $\pm 15\text{V}$ dc.

³ For operation at elevated temperatures the reference cannot supply current for external loads. It, therefore, should be buffered if additional loads are to be supplied.
 Specifications subject to change without notice.

MODEL	AD565AS			AD565AT			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS¹ (Pins 13 to 24)							
TTL or 5 Volt CMOS							
Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V
Bit OFF Logic "0"			+0.8			+0.8	V
Logic Current (each bit)							
Bit ON Logic "1"		+120	+300	+120		+300	μ A
Bit OFF Logic "0"		+35	+100	+35		+100	μ A
RESOLUTION							
			12			12	Bits
OUTPUT							
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	± 0.8	± 1.0	± 1.2	± 0.8	± 1.0	± 1.2	mA
Resistance (exclusive of span resistors)							
	6k	8k	10k	6k	8k	10k	Ω
Offset							
Unipolar		0.01	0.05	0.01		0.05	% of F.S. Range
Bipolar (Figure 3, R ₂ = 50 Ω fixed)		0.05	0.15	0.05		0.1	% of F.S. Range
Capacitance							
Compliance Voltage			25			25	pF
T _{min} to T _{max}	-1.5		+10	-1.5		+10	V
ACCURACY (error relative to full scale) +25°C							
			$\pm 1/4$			$\pm 1/4$	LSB
			(0.006)			(0.003)	% of F.S. Range
T _{min} to T _{max}			$\pm 1/2$			$\pm 1/2$	LSB
			(0.012)			(0.012)	% of F.S. Range
DIFFERENTIAL NONLINEARITY +25°C							
T _{min} to T _{max}			$\pm 1/2$			$\pm 1/2$	LSB
			$\pm 3/4$			$\pm 1/4$	
			MONOTONICITY GUARANTEED			MONOTONICITY GUARANTEED	
TEMPERATURE COEFFICIENTS							
With Internal Reference							
Unipolar Zero		1	2	1		2	ppm/°C
Bipolar Zero		5	10	5		10	ppm/°C
Gain (Full Scale)		15	30	10		15	ppm/°C
Differential Nonlinearity		2		2			ppm/°C
SETTLING TIME TO 1/2LSB							
All Bits ON-to-OFF or OFF-to-ON		150	250	150		250	ns
FULL SCALE TRANSITION							
10% to 90% Delay plus Rise Time		15	30	15		30	ns
90% to 10% Delay plus Fall Time		30	50	30		50	ns
TEMPERATURE RANGE							
Operating	-55		+125	-55		+125	°C
Storage	-65		+150	-65		+150	°C
POWER REQUIREMENTS							
V _{CC} , +11.4 to +16.5V dc		3	5	3		5	mA
V _{EE} , -11.4 to -16.5V dc		-12	-18	-12		-18	mA
POWER SUPPLY GAIN SENSITIVITY²							
V _{CC} = +11.4 to +16.5V dc		3	10	3		10	ppm of F.S./%
V _{EE} = -11.4 to -16.5V dc		15	25	15		25	ppm of F.S./%
PROGRAMMABLE OUTPUT							
RANGES (see Figures 2, 3, 4)							
		0 to +5		0 to +5			V
		-2.5 to +2.5		-2.5 to +2.5			V
		0 to +10		0 to +10			V
		-5 to +5		-5 to +5			V
		-10 to +10		-10 to +10			V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 50 Ω Resistor for R ₂ (Figure 2)							
		± 0.1	± 0.25	± 0.1		± 0.25	% of F.S. Range
Bipolar Zero Error with Fixed 50 Ω Resistor for R ₁ (Figure 3)							
		± 0.05	± 0.15	± 0.05		± 0.1	% of F.S. Range
Gain Adjustment Range (Figure 2)							
	± 0.25			± 0.25			% of F.S. Range
Bipolar Zero Adjustment Range							
	± 0.15			± 0.15			% of F.S. Range
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT							
Voltage							
	9.90	10.00	10.10	9.90	10.00	10.10	V
Current (available for external loads) ³							
	1.5	2.5		1.5	2.5		mA
POWER DISSIPATION							
		225	345			225	345
							mW

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $V_{CC} = +15\text{V}$, $V_{EE} = -15\text{V}$, unless otherwise specified)

MODEL	AD566AJ			AD566AK			UNITS		
	MIN	TYP	MAX	MIN	TYP	MAX			
DATA INPUTS¹ (Pins 13 to 24)									
TTL or 5 Volt CMOS									
Input Voltage									
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V		
Bit OFF Logic "0"	0		+0.8	0		+0.8	V		
Logic Current (each bit)									
Bit ON Logic "1"		+120	+300		+120	+300	μA		
Bit OFF Logic "0"		+35	+100		+35	+100	μA		
RESOLUTION			12	RESOLUTION			12	Bits	
OUTPUT									
Current									
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA		
Bipolar (all bits on or off)	± 0.8	± 1.0	± 1.2	± 0.8	± 1.0	± 1.2	mA		
Resistance (exclusive of span resistors)									
	6k	8k	10k	6k	8k	10k	Ω		
Offset									
Unipolar (adjustable to zero per Figure 3)		0.01	0.05		0.01	0.05	% of F.S.R.		
Bipolar (Figure 4 R ₁ and R ₂ = 50 Ω fixed)		0.05	0.15		0.05	0.1	% of F.S.R.		
Capacitance									
Compliance Voltage		25			25		pF		
T _{min} to T _{max}	-1.5		+10	-1.5		+10	V		
ACCURACY (error relative to full scale) +25°C									
T _{min} to T _{max}		$\pm 1/4$ (0.006)	$\pm 1/2$ (0.012)		$\pm 1/8$ (0.003)	$\pm 1/4$ (0.006)	LSB % of F.S.R.		
		$\pm 1/2$ (0.012)	$\pm 3/4$ (0.018)		$\pm 1/4$ (0.006)	$\pm 1/2$ (0.012)	LSB % of F.S.R.		
DIFFERENTIAL NONLINEARITY +25°C									
T _{min} to T _{max}		$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$	LSB		
		MONOTONICITY GUARANTEED			MONOTONICITY GUARANTEED				
TEMPERATURE COEFFICIENTS									
Unipolar Zero		1	2		1	2	ppm/°C		
Bipolar Zero		5	10		5	10	ppm/°C		
Gain (Full Scale)		7	10		3	5	ppm/°C		
Differential Nonlinearity		2			2		ppm/°C		
SETTLING TIME TO 1/2LSB									
All Bits ON-to-OFF or OFF-to-ON (Figure 8)		250	350		250	350	ns		
FULL SCALE TRANSITION									
10% to 90% Delay plus Rise Time		15	30		15	30	ns		
90% to 10% Delay plus Fall Time		30	50		30	50	ns		
POWER REQUIREMENTS									
V _{EE} , -11.4 to -16.5V dc		-12	-18		-12	-18	mA		
POWER SUPPLY GAIN SENSITIVITY²									
V _{EE} = -11.4 to -16.5V dc		15	25		15	25	ppm of F.S./%		
PROGRAMMABLE OUTPUT RANGE (see Figures 3, 4, 5)									
		0 to +5			0 to +5		V		
		-2.5 to +2.5			-2.5 to +2.5		V		
		0 to +10			0 to +10		V		
		-5 to +5			-5 to +5		V		
		-10 to +10			-10 to +10		V		
EXTERNAL ADJUSTMENTS									
Gain Error with Fixed 50 Ω Resistor for R ₂ (Figure 3)		± 0.1	± 0.25		± 0.1	± 0.25	% of F.S.R.		
Bipolar Zero Error with Fixed 50 Ω Resistor for R ₁ (Figure 4)		± 0.05	± 0.15		± 0.05	± 0.1	% of F.S.R.		
Gain Adjustment Range (Figure 3)	± 0.25			± 0.25			% of F.S.R.		
Bipolar Zero Adjustment Range	± 0.15			± 0.15			% of F.S.R.		
REFERENCE INPUT									
Input Impedance	15k	20k	25k	15k	20k	25k	Ω		
POWER DISSIPATION			180	POWER DISSIPATION			180	300	mW
MULTIPLYING MODE PERFORMANCE (All Models)									
Quadrants									
Reference Voltage									
Accuracy									
Reference Feedthrough (unipolar mode, all bits OFF, and 1 to +10V [p-p], sinewave frequency for 1/2LSB [p-p] feedthrough)									
Output Slew Rate									
90%-10%									
90%-10%									
Output Settling Time (all bits on and a 0-10V step change in reference voltage)									
1.5 μs to 0.01% F.S.									
CONTROL AMPLIFIER									
Full Power Bandwidth									
300kHz									
Small-Signal Closed-Loop Bandwidth									
1.8MHz									
NOTES									
¹ The digital input levels are guaranteed but not tested over the temperature range.									
² The power supply gain sensitivity is tested in reference to a V _{EE} of -15V dc.									
Specifications subject to change without notice.									

MODEL	AD566AS			AD566AT			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS¹ (Pins 13 to 24)							
TTL or 5 Volt CMOS							
Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V
Bit OFF Logic "0"	0		+0.8	0		+0.8	V
Logic Current (each bit)							
Bit ON Logic "1"		+120	+300	+120		+300	μA
Bit OFF Logic "0"		+35	+100	+35		+100	μA
RESOLUTION			12			12	Bits
OUTPUT							
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span resistors)	6k	8k	10k	6k	8k	10k	Ω
Offset							
Unipolar (adjustable to zero per Figure 3)		0.01	0.05	0.01		0.05	% of F.S.R.
Bipolar (Figure 4 R ₁ and R ₂ = 50Ω fixed)		0.05	0.15	0.05		0.1	% of F.S.R.
Capacitance							
Compliance Voltage		25		25			pF
T _{min} to T _{max}	-1.5		+10	-1.5		+10	V
ACCURACY (error relative to full scale) +25°C							
		±1/4 (0.006)	±1/2 (0.012)	±1/8 (0.003)	±1/4 (0.006)		LSB % of F.S.R.
T _{min} to T _{max}		±1/2 (0.012)	±3/4 (0.018)	±1/4 (0.006)	±1/2 (0.012)		LSB % of F.S.R.
DIFFERENTIAL NONLINEARITY +25°C							
T _{min} to T _{max}		±1/2 MONOTONICITY GUARANTEED		±1/4 MONOTONICITY GUARANTEED			LSB
TEMPERATURE COEFFICIENTS							
Unipolar Zero		1	2	1	2		ppm/°C
Bipolar Zero		5	10	5	10		ppm/°C
Gain (Full Scale)		7	10	3	5		ppm/°C
Differential Nonlinearity		2		2			ppm/°C
SETTLING TIME TO 1/2LSB							
All Bits On-to-OFF or OFF-to-ON (Figure 8)		250	350	250	350		ns
FULL SCALE TRANSITION							
10% to 90% Delay plus Rise Time		15	30	15	30		ns
90% to 10% Delay plus Fall Time		30	50	30	50		ns
POWER REQUIREMENTS							
V _{EE} , -11.4 to -16.5V dc		-12	-18	-12	-18		mA
POWER SUPPLY GAIN SENSITIVITY²							
V _{EE} = -11.4 to -16.5V dc		15	25	15	25		ppm of F.S./%
PROGRAMMABLE OUTPUT RANGE (see Figures 3, 4, 5)							
		0 to +5		0 to +5			V
		-2.5 to +2.5		-2.5 to +2.5			V
		0 to +10		0 to +10			V
		-5 to +5		-5 to +5			V
		-10 to +10		-10 to +10			V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 50Ω Resistor R ₂ (Figure 3)		±0.1	±0.25	±0.1	±0.25		% of F.S.R.
Bipolar Zero Error with Fixed 50Ω Resistor for R ₁ (Figure 4)		±0.05	±0.15	±0.05	±0.1		% of F.S.R.
Gain Adjustment Range (Figure 3)	±0.25			±0.25			% of F.S.R.
Bipolar Zero Adjustment Range	±0.15			±0.15			% of F.S.R.
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
POWER DISSIPATION							
		180	300	180	300		mW
MULTIPLYING MODE PERFORMANCE (All Models)							
Quadrants		Two (2): Bipolar Operation at Digital Input Only					
Reference Voltage		+1V to +10V, Unipolar					
Accuracy		10 Bits (±0.05% of Reduced F.S.) for 1V dc Reference Voltage					
Reference Feedthrough (unipolar mode, all bits OFF, and 1 to +10V [p-p], sinewave frequency for 1/2LSB [p-p] feedthrough)		40kHz typ					
Output Slew Rate 10%-90%		5mA/μs					
90%-10%		1mA/μs					
Output Settling Time (all bits on and a 0-10V step change in reference voltage)		1.5μs to 0.01% F.S.					
CONTROL AMPLIFIER							
Full Power Bandwidth		300kHz					
Small-Signal Closed-Loop Bandwidth		1.8MHz					

Specifications subject to change without notice.


Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed,

although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS

V _{CC} to Power Ground	0V to +18V
V _{EE} to Power Ground (AD565A)	0V to -18V
Voltage on DAC Output (Pin 9)	-3V to +12V
Digital Inputs (Pins 13 to 24) to	
Power Ground	-1.0V to +7.0V
Ref in to Reference Ground	±12V
Bipolar Offset to Reference Ground	±12V
10V Span R to Reference Ground	±12V
20V Span R to Reference Ground	±24V
Ref out (AD565A)	Indefinite Short to Power Ground
	Momentary Short to V _{CC}
Power Dissipation	1000mW

PIN DESIGNATIONS



AD565A ORDERING GUIDE

Model	Package Option*	Temp. Range	Linearity Error Max @ 25°C	Max Gain T.C. (ppm of F.S./°C)
AD565AJD/BIN	Ceramic (D-24)	0 to +70°C	±1/2LSB	50
AD565AKD/BIN	Ceramic (D-24)	0 to +70°C	±1/4LSB	20
AD565ASD/BIN	Ceramic (D-24)	-55°C to +125°C	±1/2LSB	30
AD565ATD/BIN	Ceramic (D-24)	-55°C to +125°C	±1/4LSB	15

*See Section 13 for package outline information.

AD566A ORDERING GUIDE

Model	Package Option*	Temp. Range	Linearity Error Max @ +25°C	Max Gain T.C. (ppm of F.S./°C)
AD566AJD/BIN	Ceramic (D-24)	0 to +70°C	±1/2LSB	10
AD566AKD/BIN	Ceramic (D-24)	0 to +70°C	±1/4LSB	3
AD566ASD/BIN	Ceramic (D-24)	-55°C to +125°C	±1/2LSB	10
AD566ATD/BIN	Ceramic (D-24)	-55°C to +125°C	±1/4LSB	3

*See Section 13 for package outline information.

GROUNDING RULES

The AD565A and AD566A bring out separate reference and power grounds to allow optimum connections for low noise and high-speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

CONNECTING THE AD565A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). If a 50Ω fixed resistor is substituted for the 100Ω trimmer, unipolar zero will typically be within $\pm 1/2$ LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50Ω resistor for the 100Ω bipolar offset trimmer will give a bipolar zero error typically within ± 2 LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to $\pm 1/2$ LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

FIGURE 1. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 8, should be grounded if not used for trimming.

STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, but pin 8 should then be connected to pin 12.

STEP II . . . GAIN ADJUST

Turn all bits ON and adjust 100Ω gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a 120Ω resistor in series with the gain resistor at pin 10 to the op amp output.

FIGURE 2. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust 100Ω trimmer R1 to give -5.000 volts output.

STEP II . . . GAIN ADJUST

Turn ON All bits. Adjust 100Ω gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

FIGURE 3. OTHER VOLTAGE RANGES

The AD565A can also be easily configured for a unipolar 0 to +5 volt range or ± 2.5 volt and ± 10 volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 11. For a 5 volt span (0 to +5 or ± 2.5), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the ± 10 volt range (20 volt span) use the 5k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The ± 10 volt option is shown in Figure 3.




Figure 1. 0 to +10V Unipolar Voltage Output




Figure 2. ± 5 V Bipolar Voltage Output




Figure 3. ± 10 V Voltage Output


FEATURES

Ultrahigh Speed: Current Settling to 1LSB in 35ns
High Stability Buried Zener Reference on Chip
Monotonicity Guaranteed Over Temperature
10.24mA Full-Scale Output Suitable for Video

Applications
Integral and Differential Linearity Guaranteed Over Temperature

0.3" "Skinny DIP" Packaging
Variable Threshold Allows TTL and CMOS Interface

AD568 FUNCTIONAL BLOCK DIAGRAM



2

PRODUCT DESCRIPTION

The AD568 is an ultrahigh-speed, 12-bit digital-to-analog converter (DAC) settling to 0.025% in 35ns. The monolithic device is fabricated using Analog Devices' Complementary Bipolar (CB) Process. This is a proprietary process featuring high-speed NPN and PNP devices on the same chip without the use of dielectric isolation or multichip hybrid techniques. The high speed of the AD568 is maintained by keeping impedance levels low enough to minimize the effects of parasitic circuit capacitances.

The DAC consists of 16 current sources configured to deliver a 10.24mA full-scale current. Multiple matched current sources and thin-film ladder techniques are combined to produce bit weighting. The DAC's output is a 10.24mA full scale (FS) for current output applications or a 1.024V FS unbuffered voltage output. Additionally, a 10.24V FS buffered output may be generated using an onboard 1kΩ span resistor with an external op amp. Bipolar ranges are accomplished by pin strapping.

Laser wafer trimming insures full 12-bit linearity. All grades of the AD568 are guaranteed monotonic over their full operating temperature range. Furthermore, the output resistance of the DAC is trimmed to $100\Omega \pm 1.0\%$. The gain temperature coefficient of the voltage output is 30ppm/°C max (K).

The AD568 is available in three performance grades. The AD568JQ and KQ are available in 24-pin cerdip (0.3") packages and are specified for operation from 0 to +70°C. The AD568SQ features operation from -55°C to +125°C and is also packaged in the hermetic 0.3" cerdip.

PRODUCT HIGHLIGHTS

1. The ultrafast settling time of the AD568 allows leading edge performance in waveform generation, graphics display and high-speed A/D conversion applications.
2. Pin strapping provides a variety of voltage and current output ranges for application versatility. Tight control of the absolute output current reduces trim requirements in externally-scaled applications.
3. Matched on-chip resistors can be used for precision scaling in high-speed A/D conversion circuits.
4. The digital inputs are compatible with TTL and +5V CMOS logic families.
5. Skinny DIP (0.3") packaging minimizes board space requirements and eases layout considerations.

SPECIFICATIONS (@ $T_A = +25^\circ\text{C}$, $V_{CC}, V_{EE} = \pm 15\text{V}$ unless otherwise noted)

Model	AD568J			AD568K			AD568S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	12			12			12			Bits
ACCURACY ¹										
Linearity	-1/2		+1/2	-1/4		+1/4	-1/2		+1/2	LSB
T_{\min} to T_{\max}	-3/4		+3/4	-1/2		+1/2	-3/4		+3/4	LSB
Differential Nonlinearity	-1		+1	-1/2		+1/2	-1		+1	LSB
T_{\min} to T_{\max}	-1		+1	-1		+1	-1		+1	LSB
Monotonicity	GUARANTEED OVER RATED SPECIFICATION TEMPERATURE RANGE									
Unipolar Offset	-0.2		+0.2	*		*	*		*	% of FSR
Bipolar Offset	-1.0		+1.0	*		*	*		*	% of FSR
Bipolar Zero	-0.2		+0.2	*		*	*		*	% of FSR
Gain Error	-1.0		+1.0	*		*	*		*	% of FSR
TEMPERATURE COEFFICIENTS ²										
Unipolar Offset	-5		+5	-3		+3	-5		+5	ppm of FSR/°C
Bipolar Offset	-30		+30	-20		+20	-30		+30	ppm of FSR/°C
Bipolar Zero	-15		+15	*		*	*		*	ppm of FSR/°C
Gain Drift	-50		+50	-30		+30	-50		+50	ppm of FSR/°C
Gain Drift (I_{OUT})	-150		+150	*		*	*		*	ppm of FSR/°C
DATA INPUTS										
Logic Levels (T_{\min} to T_{\max})										
V_{IH}	2.0		7.0	*		*	*		*	V
V_{IL}	0.0		0.8	*		*	*		*	V
Logic Currents (T_{\min} to T_{\max})										
I_{IH}	-1.0		+1.0	*		*	*		*	μA
I_{IL}	+0.5		+80	*		*	*		*	μA
V_{TH} Pin Voltage		1.4			*		*		*	V
CODING	BINARY, OFFSET BINARY									
CURRENT OUTPUT RANGES	0 to 10.24, ± 5.12									mA
VOLTAGE OUTPUT RANGES	0 to 1.024, ± 0.512									V
COMPLIANCE VOLTAGE	-2		+1.2	*		*	*		*	V
OUTPUT RESISTANCE										
Exclusive of R_L	160	200	240	*		*	*		*	Ω
Inclusive of R_L	99	100	101	*		*	*		*	Ω
SETTLING TIME										
Current to										
$\pm 0.025\%$		35		*		*	*		*	ns to 0.025% of FSR
$\pm 0.1\%$		23		*		*	*		*	ns to 0.1% of FSR
Voltage										
50 Ω Load ³ , 0.512V p-p,										
to 0.025%		37		*		*	*		*	ns to 0.025% of FSR
to 0.1%		25		*		*	*		*	ns to 0.1% of FSR
to 1%		18		*		*	*		*	ns to 1% of FSR
75 Ω Load ³ , 0.768V p-p,										
to 0.025%		40		*		*	*		*	ns to 0.025% of FSR
to 0.1%		25		*		*	*		*	ns to 0.1% of FSR
to 1%		20		*		*	*		*	ns to 1% of FSR
100 Ω (Internal R_L) ³ , 1.024V p-p,										
to 0.025%		50		*		*	*		*	ns to 0.025% of FSR
to 0.1%		38		*		*	*		*	ns to 0.1% of FSR
to 1%		24		*		*	*		*	ns to 1% of FSR
Glitch Impulse ⁴		350		*		*	*		*	pV-sec
Peak Amplitude		15		*		*	*		*	% of FSR
FULL-SCALE TRANSITION ⁵										
10% to 90% Rise Time		11		*		*	*		*	ns
90% to 10% Fall Time		11		*		*	*		*	ns
POWER REQUIREMENTS										
+13.5V to +16.5V		27	32	*		*	*		*	mA
-13.5V to -16.5V		7	8	*		*	*		*	-mA
Power Dissipation		525	625	*		*	*		*	mW
PSRR			0.05	*		*	*		*	%FSR/V
TEMPERATURE RANGE										
Rated Specification ²	0		70	0		70	-55		+125	°C
Storage	-65		+150	*		*	*		*	°C

NOTES

*Same as AD568J.

¹Measured in I_{OUT} mode.

²Measured in V_{OUT} mode, unless otherwise specified. See text for further information.

³Total Resistance. Refer to Figure 3.

⁴At the major carry, driven by HCMOS logic. See text for further explanation.

⁵Measured in V_{OUT} mode.

Specifications shown in boldface are tested on all production units at final electrical test. Specifications subject to change without notice.





Figure 1. Functional Block Diagram

AD568 PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS*

V_{CC} to RefCOM	0V to +18V
V_{EE} to RefCOM	0V to -18V
RefCOM to LCOM	+100mV to -10V
ACOM to LCOM	±100mV
DigCOM to LCOM	±500mV
SPANs to LCOM	±12V
I_{BPO} to LCOM	±5V
I_{OUT} to LCOM	-5V to V_{TH}
Digital Inputs to THCOM	-500mV to +7.0V
Voltage Across Span Resistor	12V
V_{TH} to THCOM	-0.7V to +1.4V
Logic Threshold Control Input Current	5mA

Power Dissipation	1000mW
Storage Temperature Range	
Q (Cerdip) Package	-65°C to +150°C
Junction Temperature	175°C
Thermal Resistance	
θ_{ja}	75°C/W
θ_{jc}	25°C/W

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Package Option*	Temperature Range °C	Linearity Error Max. @ 25°C	Voltage Gain T. C. Max ppm/°C
AD568JQ	24-Lead Cerdip (Q-24)	0 to +70	±1/2	±50
AD568KQ	24-Lead Cerdip (Q-24)	0 to +70	±1/4	±30
AD568SQ	24-Lead Cerdip (Q-24)	-55 to +125	±1/2	±50

*See Section 13 for package outline information.

Definitions

LINEARITY ERROR (also called **INTEGRAL NON-LINEARITY OR INL**): Analog Devices defines linearity error as the maximum deviation of the actual analog output from the ideal output (a straight line drawn from 0 to FS - 1LSB) for any bit combination expressed in multiples of 1LSB. The AD568 is laser trimmed to 1/4LSB (0.006% of FS) maximum linearity error at +25°C for the K version and 1/2LSB for the J and S versions.

DIFFERENTIAL LINEARITY ERROR (also called **DIFFERENTIAL NONLINEARITY OR DNL**): DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. Monotonic behavior requires that the differential linearity error not exceed 1LSB in the negative direction.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases.

UNIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (0V or 0mA) when the inputs are set to all 0s is called unipolar offset error.

BIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (negative half-scale) when the inputs are set to all 0s is called bipolar offset error.

BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal half-scale output of 0V (or 0mA) for bipolar mode when only the MSB is on (100.....00) is called bipolar zero error.

GAIN ERROR: The difference between the ideal and actual output span of FS - 1LSB, expressed in % of FS, or LSB, when all bits are on.

GLITCH IMPULSE: Asymmetrical switching times in a DAC give rise to undesired output transients which are quantified by their glitch impulse. It is specified as the net area of the glitch in nV-sec or pA-sec.




Figure 2. AD568 Glitch Impulse

COMPLIANCE VOLTAGE: The range of allowable voltage at the output of a current-output DAC which will not degrade the accuracy of the output current.

SETTLING TIME: The time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

Connecting the AD568

UNBUFFERED VOLTAGE OUTPUT

Unipolar Configuration

Figure 3 shows the AD568 configured to provide a unipolar 0 to +1.024V output range. In this mode, the bipolar offset terminal, Pin 21, should be grounded if not used for offset trimming.

The nominal output impedance of the AD568 with Pin 19 grounded has been trimmed to 100Ω, ±1%. Other output impedances can be generated with an external resistor, R_{EXT}, between Pins 19 and 20. An R_{EXT} equalling 300Ω will yield a total output resistance of 75Ω, while an R_{EXT} of 100Ω will provide 50Ω of output resistance. Note that since the full-scale output current of the DAC remains 10.24mA, changing the load impedance changes the unbuffered output voltage accordingly. Settling time and full-scale range characteristics for these load impedances are provided in the specifications table.




Figure 3. Unipolar Output Unbuffered 0 to +1.024V

Bipolar Configuration

Figure 4 shows the connection scheme used to provide a bipolar output voltage range of 1.024V. The bipolar offset (-0.512V) occurs when all bits are OFF (00 . . . 00), bipolar zero (0V)




Figure 4. Bipolar Output Unbuffered ±0.512V

occurs when the MSB is ON with all other bits OFF (10 . . . 00), and full-scale minus 1LSB (0.51175V) is generated when all bits are ON (11 . . . 11). Figure 5 shows an optional bipolar mode with a 2.048V range. The scale factor in this mode will not be as accurate as the configuration shown in Figure 4, because the laser-trimmed resistor R_L is not used.

Figure 4 also demonstrates how the internal span resistor may be used to bias the V_{TH} pin (Pin 13) from a 5V supply. This eliminates the requirement for an external R_{TH} in applications that do not require the precision span resistor.




Figure 5. Bipolar Output Unbuffered $\pm 1.024V$

Optional Gain and Zero Adjustment

The gain and offset are laser trimmed to minimize their effects on circuit performance. However, in some applications, it may be desirable to externally reduce these errors further. In those cases, the following procedures are suggested.

UNIPOLAR MODE: (Refer to Figure 6)

Step 1 – Set all bits (BIT 1–BIT 12) to Logic “0” (OFF) – note the output voltage. This is the offset error.

Step 2 – Set all bits to Logic “1” (ON). Adjust the gain trim resistor so that the output voltage is equal to the desired full scale minus 1LSB plus the offset error measured in step 1.

Step 3 – Reset all bits to Logic “0” (OFF). Adjust the offset trim resistor for 0V output.




Figure 6. Unbuffered Unipolar Gain and Zero Adjust

BIPOLAR MODE (Refer to Figure 7)

Step 1 – Set bits to offset binary “zero” (10 . . . 00). Adjust the zero resistor to produce 0V at the DAC output. This removes the bipolar zero error.

Step 2 – Set all bits to Logic “1” (ON). Adjust gain trim resistor so the output voltage is equal to the desired full-scale minus 1LSB.

Step 3 – (Optional) If precise trimming of the bipolar offset is preferred to trimming of bipolar zero: set all bits to Logic “0” (OFF). Trim the zero resistor to produce the desired negative full scale at the DAC output.

Note: this may slightly compromise the bipolar zero trim.




Figure 7. Bipolar Unbuffered Gain and Zero Adjust

BUFFERED VOLTAGE OUTPUT

For full-scale outputs of greater than 1V, some type of external buffer amplifier is required. The AD840 fills this requirement perfectly, settling to 0.025% from a 10V full-scale step in less than 100ns.

A 1kΩ span resistor has been provided on chip for use as a feedback resistor in buffered applications. Using R_{SPAN} (Pins 15, 16) introduces a 100mW code-dependent power source onto the chip which may generate a slight degradation in linearity. Maximum linearity performance can be realized by using an external span resistor.

Unipolar Inverting Configuration

Figure 8 shows the connections for producing a $-10.24V$ full-scale swing. This configuration uses the AD568 in the current output mode into a summing junction at the inverting input terminal of the external op amp. With the load resistor R_L grounded, the DAC has an output impedance of 100Ω. This produces a noise gain of 11 from the noninverting terminal of the op amp, and hence, satisfies the stability criterion of the AD840 (stable at a gain of 10). The addition of a 5pF compensation capacitor across the 1kΩ feedback resistor produces optimal settling. Lower noise gain can be achieved by connecting R_L to I_{OUT} , increasing the DAC output impedance to approximately 200Ω, and reducing the noise gain to 6 (illustrated in Figure 9). While the output in this configuration will feature improved noise performance, it is somewhat less stable and may suffer from ringing. The compensation capacitance should be increased to 7pF to maintain stability at this reduced gain.




Figure 8. Unipolar Output Buffered 0 to $-10.24V$

Bipolar Inverting Configuration

Figure 9 illustrates the implementation of a $+5.12V$ to $-5.12V$ bipolar range, achieved by connecting the bipolar offset current, I_{BPO} , to the summing junction of the external amplifier. Note that since the amplifier is providing an inversion, the full-scale output voltage is $-5.12V$, while the bipolar offset voltage (all bits OFF) is $+5.12V$ at the amplifier output.




Figure 9. Bipolar Output Buffered $\pm 5.12V$

Noninverting Configuration

If a positive full-scale output voltage is required, it can be implemented using the AD568 in the unbuffered voltage output mode followed by the AD840 in a noninverting configuration (Figure 10). The noise gain of this topology is 10, requiring only 5pF across the feedback resistor to optimize settling.




Figure 10. Unipolar Output Buffered 0 to $+10.24V$

Guidelines for Using the AD568

The designer who seeks to combine high speed with high precision faces a challenging design environment. Where tens of millimeters are involved, fractions of an ohm of misplaced impedance can generate several LSBs of error. Increasing bandwidths make formerly negligible parasitic capacitances and inductances significant. As system performance reaches and exceeds that of measurement equipment, time-honored test methods may no longer be trustworthy. The DAC's placement on the boundary between the analog and digital domains introduces additional concerns. Proper RF techniques must be used in board design, device selection, supply bypassing, grounding, and measurement if optimal performance is to be realized. The AD568 has been configured to be relatively easy to use, even in some of the more treacherous applications. The device characteristics shown in this datasheet are readily achievable if proper attention is paid to the details. Since a solid understanding of the circuit involved is one of the designer's best weapons against the difficulties of RF design, the following sections provide illustrations, explanations, examples, and suggestions to facilitate successful design with the AD568.

Current Output vs. Voltage Output

As indicated in Figures 3 through 10, the AD568 has been designed to operate in several different modes depending on the external circuit configuration. While these modes may be categorized by many different schemes, one of the most important distinctions to be made is whether the DAC is to be used to generate an output voltage or an output current. In the current output mode, the DAC output (Pin 20) is tied to some type of summing junction, and the current flowing from the DAC into this summing junction is sensed (e.g., Figures 8 and 9). In this mode, the DAC output scale is insensitive to whether the load resistor, R_L , is shorted (Pin 19 connected to Pin 20), or grounded (Pin 19 connected to Pin 18). However, this does affect the output impedance of the DAC current and may have a significant impact on the noise gain of the external circuitry. In the voltage output mode, the DAC's output current flows through its own internal impedance (perhaps in parallel with an external impedance) to generate a voltage, as in Figures 3, 4, 5, and 10. In this

case, the DAC output scale is directly dependent on the load impedance. The temperature coefficient of the AD568's internal reference is trimmed in such a way that the drift of the DAC output in the voltage output mode is centered on zero. The current output of the DAC will have an additional drift factor corresponding to the absolute temperature coefficient of the internal thin-film resistors. This additional drift may be removed by judicious placement of the 1k Ω span resistor in the signal path. For example, in Figures 8 and 9, the current flowing from the DAC into the summing junction could suffer from as much as 150ppm/ $^{\circ}$ C of thermal drift. However, since this current flows through the internal span resistor (Pins 15 and 16) which has a temperature coefficient that matches the DAC ladder resistors, this drift factor is compensated and the buffered voltage at the amplifier output will be within specified limits for the voltage output mode.

Output Voltage Compliance

The AD568 has a typical output compliance range of +1.2V to -2.0V (with respect to the LCOM Pin). The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, as shown in Figure 11, there is an equivalent output impedance of 200 Ω in parallel with 15pF at the output terminal which produces an equivalent error current if the voltage deviates from the ladder common. This is a linear effect which does not change with input code. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown resulting in nonlinear performance. The positive compliance limit is not affected by the positive power supply, but is a function of output current and the logic threshold voltage at V_{TH} , Pin 13.




Figure 11. Equivalent Output

Digital Input Considerations

The AD568 uses a standard positive true straight binary code for unipolar outputs (all 1s full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0s on the inputs, the output will go to negative full scale; with 111 . . . 11, the output will go to positive full scale less 1LSB; and with 100 . . . 00 (only the MSB on), the output will go to zero.

The threshold of the digital inputs is set at 1.4V and does not vary with supply voltage. This is provided by a bandgap reference generator, which requires approximately 3mA of bias current achieved by tying R_{TH} to any + V_L supply where

$$R_{TH} = \left(\frac{+V_L - 1.4V}{3mA} \right)$$

The input lines operate with small input currents to easily achieve interface with unbuffered CMOS logic. The digital input signals to the DAC should be isolated from the analog output as much as possible. To minimize undershoot, ringing, and possible

digital feedthrough noise, the interconnect distances to the DAC inputs should be kept as short as possible. Termination resistors may improve performance if the digital lines become too long. The digital input should be free from large glitches and ringing and have maximum 10% to 90% rise and fall times of 5ns. Figure 12 shows the equivalent digital input circuit of the AD568.




Figure 12. Equivalent Digital Input

Due to the high-speed nature of the AD568, it is recommended that high-speed logic families such as Schottky TTL, high-speed CMOS, or the new lines of FAST* TTL be used exclusively. Table I shows how DAC performance can vary depending on the driving logic used. As this table indicates, STTL, HCMOS, and FAST represent the most viable families for driving the AD568.

DAC PERFORMANCE VS. DRIVE LOGIC¹

Logic Family	10-90% DAC Rise Time ²	DAC SETTLING TIME ^{2,3}			Glitch ⁴ Impulse	Maximum Glitch Excursion
		1%	0.1%	0.025%		
TTL	11ns	18ns	34ns	50ns	2.5nV-s	240mV
LSTTL	11ns	28ns	46ns	80ns	950pV-s	160mV
STTL	9.5ns	16ns	33ns	50ns	850pV-s	150mV
HCMOS	11ns	24ns	38ns	50ns	350pV-s	115mV
FAST*	12ns	16ns	36ns	42ns	1.0nV-s	250mV

¹All values typical, taken in test fixture diagrammed in Figure 13.

²Measurements are made for a 1V full-scale step into 100 Ω DAC load resistance.

³Settling time is measured from the time the digital input crosses the threshold voltage (1.4V) to when the output is within the specified range of its final value.

⁴The worst case glitch impulse, measured on the major carry, DAC full scale is 1V.

Table I.

The variations in settling times can be attributed to differences in the rise time and current driving capabilities of the various families. Differences in the glitch impulse are predominantly dependent upon the variation in data skew. Variations in these specs occur not only between logic families, but also between different gates and latches within the same family. When selecting a gate to drive the AD568 logic input, pay particular attention to the propagation delay time specs: t_{PLH} and t_{PHL} . Selecting the smallest delays possible will help to minimize the settling time, while selection of gates where t_{PLH} and t_{PHL} are closely matched to one another will minimize the glitch impulse resulting from data skew. Of the common latches, the 74374 octal flip-flop provides the best performance in this area for many of the logic families mentioned above.

*FAST is a registered trademark of Fairchild Camera and Instrumentation Corporation.




Figure 13. Test Setup for Glitch Impulse and Settling Time Measurements

Settling Time Considerations

As can be seen from Table I and the specifications page, the settling time of the AD568 is application dependent. The fastest settling is achieved in the current-output mode, since the voltage-output mode requires the output capacitance to be charged to the appropriate voltage. The DAC's relatively large output current helps to minimize this effect, but settling-time sensitive applications should avoid any unnecessary parasitic capacitance at the output node of voltage output configurations. Direct measurement of the fine scale DAC settling time, even in the voltage output mode, is extremely tricky: analog scope front ends are generally incapable of recovering from overdrive quickly enough to give an accurate settling representation. The plot shown in Figure 14 was obtained using Data Precision's 640 16-bit sampling head, which features the quick overdrive recovery characteristic of sampling approaches combined with high accuracy and relatively small thermal tail.




Figure 14. Zero to Full-Scale Settling

Glitch Considerations

In many high-speed DAC applications, glitch performance is a critical specification. In a conventional DAC architecture such as the AD568 there are two basic glitch mechanisms: data skew and digital feedthrough. A thorough understanding of these sources can help the user to minimize glitch in any application.

DIGITAL FEEDTHROUGH – As with any converter product, a high-speed digital-to-analog converter is forced to exist on the frontier between the noisy environment of high-speed digital logic and the sensitive analog domain. The problems of this interfacing are particularly acute when demands of high speed (greater than 10MHz switching times) and high precision (12 bits or more) are combined. No amount of design effort can perfectly isolate the analog portions of a DAC from the spectral components of a digital input signal with a 2ns risetime. Inevitably, once this digital signal is brought onto the chip, some of its higher frequency components will find their way to the sensitive analog nodes, producing a digital feedthrough glitch. To minimize the exposure to this effect, the AD568 has intentionally omitted the on-board latches that have been included in many slower DACs. This not only reduces the overall level of digital activity on chip, it also avoids bringing a latch clock pulse on board, whose opposite edge inevitably produces a substantial glitch, even when the DAC is not supposed to be changing codes. Another path for digital noise to find its way onto a converter chip is through the reference input pin. The completely internal reference featured in the AD568 eliminates this noise input, providing a greater degree of signal integrity in the analog portions of the chip.

DATA SKEW – The AD568, like many of its slower predecessors, essentially uses each digital input line to switch a separate, weighted current to either the output (I_{OUT}) or some other node (ANALOG COM). If the input bits are not changed simultaneously, or if the different DAC bits switch at different speeds, then the DAC output current will momentarily take on some incorrect value. This effect is particularly troublesome at the "carry points", where the DAC output is to change by only one LSB, but several of the larger current sources must be switched to realize this change. Data skew can allow the DAC output to move a substantial amount towards full scale or zero (depending upon the direction of the skew) when only a small transition is desired. Great care was taken in the design and layout of the AD568 to ensure that switching times of the DAC switches are symmetrical and that the length of the input data lines are short and well matched. The glitch-sensitive user should be equally diligent about minimizing the data skew at the AD568's inputs, particularly for the 4 or 5 most significant bits. This can be achieved by using the proper logic family and gate to drive the DAC, and keeping the interconnect lines between the logic outputs and the DAC inputs as short and as well matched as possible, particularly for the most significant bits. The top 6 bits should be driven from the same latch chip if latches are used.

Glitch Reduction Schemes

BIT-DESKEWING – Even carefully laid-out boards using the proper driving logic may suffer from some degree of data-skew induced glitch. One common approach to reducing this effect is to add some appropriate capacitance (usually several pF) to each of the 2 or 3 most significant bits. The exact value of each capacitor for a given application should be determined experimentally, as it will be dependent on circuit board layout and the type of driving logic used. Table II presents a few examples of how the glitch impulse may be reduced through passive deskewing.

BIT DELAY GLITCH REDUCTION EXAMPLES¹

Logic Family	Gate	Uncompensated Glitch	Compensation Used	Compensated Glitch
HCMOS	74157	350pV-s	C2 = 5pF	250pV-s
STTL	74158	850pV-s	R1 = 50Ω, C1 = 7pF	600pV-s

NOTE

¹Measurements were made using a modified version of the fixture shown in Figure 13, with resistors and capacitors placed as shown in Figure 15. Resistance and capacitance values were set to zero except as noted.

Table II.

As Figure 15 indicates, in some cases it may prove useful to place a few hundred ohms of series resistance in the input line to enhance the delay effect. This approach also helps to reduce some of the digital feedthrough glitch, as the higher frequency spectral components are being filtered out of the most significant bits' digital inputs.




Figure 15. R-C Bit Deskewing Scheme




Figure 16. Positive Threshold Voltage Shift

THRESHOLD SHIFT – It is also possible to reduce the data skew by shifting the level of logic voltage threshold, V_{TH} (Pin 13). This can be readily accomplished by inserting some resistance between the THRESHOLD COM pin (Pin 14) and ground, as in Figure 16. To generate threshold voltages below 1.4V, Pin 13 may be directly driven with a voltage source, leaving Pin 14 tied to the ground plane. As Note 2 in Table III indicates, lowering the threshold voltage may reduce output voltage compliance below the specified limits, which may be of concern in an unbuffered voltage output topology.

Table III shows the glitch reduction achieved by shifting the threshold voltage for HCMOS, STTL, and FAST logic.

THRESHOLD SHIFT FOR GLITCH IMPROVEMENT¹

Logic Family	Gate	Uncompensated Glitch	Modified Threshold ²	Resulting Glitch
HCMOS	74HC158	350pV-s	1.7V	150pV-s
STTL	74S158	850pV-s	1.0V	200pV-s
FAST	74F158	1000pV-s	1.3V	480pV-s

NOTES

¹Measurements made on a modified version of the circuit shown in Figure 13, with a 1V full scale.

²Use care in any scheme that lowers the threshold voltage since the output voltage compliance of the DAC is sensitive to this voltage. If the DAC is to be operated in the voltage output mode, it is strongly suggested that the threshold voltage be set at least 200mV above the output voltage full scale.

Table III.

Deglitching

Some applications may prove so sensitive to glitch impulse that reduction of glitch impulse by an order of magnitude or more is required. In order to realize glitch impulses this low, some sort of sample-and-hold amplifier (SHA)-based deglitching scheme must be used.

There are high-speed SHAs available with specifications more than sufficient to deglitch the AD568, however they are mostly of hybrid design at costs which can be prohibitive. A low cost alternative as shown in Figure 17 is a discrete SHA utilizing high-speed monolithic operational amplifiers and high-speed DMOS FET switches. The AD841 and AD842 operational amplifiers (with 300MHz gain bandwidth product) are fabricated using the same high-speed process as the AD568.

The AD842, which is stable at gains of two or greater, is used as the buffer amplifier for the AD568, providing a buffered $\pm 1V$ from the unbuffered $\pm 0.5V$ output of the DAC. The discrete drive circuit shown provides a complementary signal to switch the SD5000 DMOS FET switches. This active drive circuit is ideal for use in layouts where controlled impedances are used. If controlled impedances are used, the drive signals should be terminated into 100Ω at the SD5000. The 10Ω potentiometer in the drive circuit is used to fine tune the drive signals thereby minimizing glitch. Another adjustment is provided in this deglitcher design. The hold capacitor ground point is tied to a low impedance variable voltage (the network to the left of the SD5000) and enables the user to fine tune sample-to-hold offset (pedestal) error. If this adjustment is not required, that point of the hold capacitor should be tied to analog ground.

The unity gain stable AD841 is used as the output amplifier and can provide up to 100mA of drive, making it ideal for driving 50 to 100Ω loads. The 100pF capacitor is provided for applications where spectral purity of the output waveform is critical. Without this capacitor, amplifier slew-induced distortion will result.

The major carry glitch of the AD568 has a duration of approximately 15ns. The timing should be such that the deglitching circuit be placed into hold mode just prior to the DAC update command and be held for 20-25ns, providing sufficient time for the glitch to pass. Because the hold period is extremely short, bias current related errors, such as droop, can be ignored. Acquisition time of this configuration is primarily dependent upon the RC time constant of the feedback resistor and the 100pF capacitor.




Figure 17. Discrete Sample-and-Hold Deglitcher

Grounding Rules

The AD568 brings out separate reference, output, and digital power grounds. This allows for optimum management of signal ground currents for low noise and high-speed settling performance. The separate ground returns are provided to minimize changes in current flow in the analog signal paths. In this way, logic return currents are not summed into the same return path with the analog signals.

It is important to understand which supply and signal currents are flowing in which grounds so that they may be returned to the proper power supply in the best possible way.

The majority of the current that flows into the V_{CC} supply (Pin 24) flows out (depending on the DAC input code) either the ANALOG COMMON (Pin 18), the LADDER COMMON (Pin 17), and/or I_{OUT} (Pin 20).

The current in the LADDER COMMON is configured to be code independent when the output current is being summed into a virtual ground. If I_{OUT} is operated into its own output impedance (or in any unbuffered voltage output mode) the current in LADDER COMMON will become partially code dependent.

The current in the ANALOG COMMON (Pin 18) is an approximate complement of the current in I_{OUT} , i.e., zero when the DAC is at full scale and approximately 10mA at zero input code.

A relatively constant current (not code dependent) flows out the REFERENCE COMMON (Pin 23).

The current flowing out of the V_{EE} supply (Pin 22) comes from a combination of reference ground and BIPOLAR OFFSET (Pin 21). The plus and minus 15V supplies are decoupled to the REFERENCE COMMON.

The ground side of the load resistor R_L , ANALOG COMMON and LADDER COMMON should be tied together as close to the package pins as possible. The analog output voltage is then

referred to this node and thus it becomes the "high quality" ground for the AD568. The REFERENCE COMMON (and Bipolar offset when not used), should also be connected to this node.

All of the current that flows into the V_{TH} terminal (Pin 13) from the resistor tied to the 5V logic supply (or other convenient positive supply) flows out the THRESHOLD COMMON (Pin 14). This ground pin should be returned directly to the digital ground plane on its own individual line.


The +5V logic supply should be decoupled to the THRESHOLD COMMON.

Because the V_{TH} pin is connected directly to the DAC switches it should be decoupled to the analog output signal common.


In order to preserve proper operation of the DAC switches, the digital and analog grounds need to eventually be tied together. This connection between the ground planes should be made within 1/2" of the DAC.

The Use of Ground and Power Planes

If used properly, ground planes can perform a myriad of functions on high-speed circuit boards: bypassing, shielding, current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from one another, with the analog ground plane covering analog signal traces and the digital ground plane confined to areas covering digital interconnect.



Component Side



Foil Side

Figure 18. Printed Circuit Board Layout

The two ground planes should be connected at or near the DAC. Care should be taken to insure that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC and any clock lines. On the analog side, this includes the DAC output signal as well as the supply feeders. The use of wide runs or planes in the routing of power lines is also recommended. This serves the dual function of providing a low series impedance power supply to the part as well as providing some "free" capacitive decoupling to the appropriate ground plane. Figure 18 illustrates the PC board used for the circuit shown in Figure 13. This design was constructed on a simple two-layer board and illustrates many of the points discussed above. If more layers of interconnect are available, even better results are possible.

Using The Right Bypass Capacitors

Probably the most important external components associated with any high-speed design are the capacitors used to bypass the power supplies. Both selection and placement of these capacitors can be critical and, to a large extent, dependent upon the specifics of the system configurations. The dominant consideration in selection of bypass capacitors for the AD568 is minimization of series resistance and inductance. Many capacitors will begin to look inductive at 20MHz and above, the very frequencies we are most interested in bypassing. Ceramic and film-type capacitors generally feature lower series inductance than tantalum or elec-

trolytic types. A few general rules are of universal use when approaching the problem of bypassing:

Bypass capacitors should be installed on the printed circuit board with the shortest possible leads consistent with reliable construction. This helps to minimize series inductance in the leads. Chip capacitors are optimal in this respect.

Some series inductance between the DAC supply pins and the power supply plane often helps to filter out high-frequency power supply noise. This inductance can be generated using a small ferrite bead.

High-Speed Interconnect and Routing

It is essential that care be taken in the signal and power ground circuits to avoid inducing extraneous voltage drops in the signal ground paths. It is suggested that all connections be short and direct, and as physically close to the package as possible, so that the length of any conduction path shared by external components will be minimized. When runs exceed an inch or so in length, some type of termination resistor may be required. The necessity and value of this resistor will be dependent upon the logic family used.

For maximum ac performance, the DAC should be mounted directly to the circuit board; sockets should not be used as they introduce unwanted capacitive coupling between adjacent pins of the device.

Applications

1μs, 12-BIT SUCCESSIVE APPROXIMATION A/D CONVERTER

The AD568's unique combination of high speed and true 12-bit accuracy can be used to construct a 12-bit SAR-type A/D converter with a sub-μs conversion time. Figure 19 shows the configuration used for this application. A negative analog input voltage is converted into current and brought into a summing junction

with the DAC current. This summing junction is bidirectionally clamped with two Schottky diodes to limit its voltage excursion from ground. This voltage is differentially amplified and passed to a high-speed comparator. The comparator output is latched and fed back to the successive approximation register, which is then clocked to generate the next set of codes for the DAC.




Figure 19. AD568 1μs Successive Approximation A/D Application

FEATURES

Guaranteed 16-Bit Monotonicity
Monolithic BiMOS II Construction
 $\pm 0.01\%$ Typical Nonlinearity
8- and 16-Bit Bus Compatibility
 $3\mu\text{s}$ Settling to 16-Bits
Low Drift
Low Power
Low Noise

APPLICATIONS

Robotics
Closed-Loop Positioning
High-Resolution ADCs
Microprocessor-Based Process Control

PRODUCT DESCRIPTION

The AD569 is a monolithic 16-bit digital-to-analog converter (DAC) manufactured in Analog Devices' BiMOS II process. BiMOS II allows the fabrication of low power CMOS logic functions on the same chip as high precision bipolar linear circuitry. The AD569 chip includes two resistor strings, selector switches, decoding logic, buffer amplifiers, and double-buffered input latches.


The AD569's voltage-segmented architecture insures 16-bit monotonicity over time and temperature. Integral nonlinearity is maintained at $\pm 0.01\%$, while differential nonlinearity is $\pm 0.0004\%$. The on-chip, high-speed buffer amplifiers provide a voltage output settling time of $3\mu\text{s}$ to within $\pm 0.001\%$ for a full-scale step.

The reference input voltage which determines the output range can be either unipolar or bipolar. Nominal reference range is $\pm 5\text{V}$ and separate reference force and sense connections are provided for high accuracy applications. The AD569 can operate with an ac reference in multiplying applications.

Data may be loaded into the AD569's input latches from 8- and 16-bit buses. The double-buffered structure simplifies 8-bit bus interfacing and allows multiple DACs to be loaded asynchronously and updated simultaneously. Four TTL/LSTTL/5V CMOS-compatible signals control the latches: CS, LBE, HBE, and LDAC.

The AD569 is available in five grades: JN and KN versions are specified from 0 to $+70^\circ\text{C}$ and are packaged in a 28-pin plastic DIP; AD and BD versions are specified from -25°C to $+85^\circ\text{C}$ and are packaged in a 28-pin ceramic DIP. The SD version, also in a 28-pin ceramic DIP, is specified from -55°C to $+125^\circ\text{C}$.

AD569 FUNCTIONAL BLOCK DIAGRAM



2

PRODUCT HIGHLIGHTS

1. Monotonicity to 16 bits is insured by the AD569's voltage-segmented architecture.
2. The output range is ratiometric to an external reference or ac signal. Gain error and gain drift of the AD569 are negligible.
3. The AD569's versatile data input structure allows loading from 8- and 16-bit buses.
4. The on-chip output buffer amplifier can supply $\pm 5\text{V}$ into a $1\text{k}\Omega$ load, and can drive capacitive loads of up to 1000pF .
5. Kelvin connections to the reference inputs preserve the gain and offset accuracy of the transfer function in the presence of wiring resistances and ground currents.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $+V_S = +12\text{V}$, $-V_S = -12\text{V}$, $+V_{REF} = +5\text{V}$, $-V_{REF} = -5\text{V}$, unless otherwise noted)

Model	AD569JN/AD			AD569KN/BD			AD569SD			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			16			16			16	Bits
LOGIC INPUTS										
V_{IH} (Logic "1")	2.0		5.5	2.0		5.5	2.0		5.5	Volts
V_{IL} (Logic "0")	0		0.8	0		0.8	0		0.8	Volts
I_{IH} ($V_{IH} = 5.5\text{V}$)			10			10			10	μA
I_{IL} ($V_{IL} = 0\text{V}$)			10			10			10	μA
TRANSFER FUNCTION CHARACTERISTICS										
Integral Nonlinearity		± 0.02	± 0.04		± 0.01	± 0.024			± 0.04	% FSR ¹
T_{\min} to T_{\max}		± 0.02	± 0.04		± 0.020	± 0.024			± 0.04	% FSR
Differential Nonlinearity		$\pm 1/2$	± 1		$\pm 1/4$	$\pm 1/2$			± 1	LSB
T_{\min} to T_{\max}		$\pm 1/2$	± 1		$\pm 1/2$	± 1			± 1	LSB
Unipolar Offset ²			± 500			± 350			± 500	μV
T_{\min} to T_{\max}			± 750			± 450			± 750	μV
Bipolar Offset ²			± 500			± 350			± 500	μV
T_{\min} to T_{\max}			± 750			± 450			± 750	μV
Full Scale Error ²			± 350			± 350			± 350	μV
T_{\min} to T_{\max}			± 450			± 450			± 450	μV
Bipolar Zero ²			± 0.04			± 0.024			± 0.04	% FSR
T_{\min} to T_{\max}			± 0.04			± 0.024			± 0.04	% FSR
REFERENCE INPUT										
$+V_{REF}$ Range ³	-5		+5	-5		+5	-5		+5	Volts
$-V_{REF}$ Range ³	-5		+5	-5		+5	-5		+5	Volts
Resistance	15	20	25	15	20	25	15	20	25	$\text{k}\Omega^4$
OUTPUT CHARACTERISTICS										
Voltage	-5		+5	-5		+5	-5		+5	Volts
Capacitive Load			1000			1000			1000	pF
Resistive Load	1			1			1			$\text{k}\Omega$
Short Circuit Current		10			10			10		mA
POWER SUPPLIES										
Voltage										
$+V_S$	+10.8	+12	+13.2	+10.8	+12	+13.2	+10.8	+12	+13.2	Volts
$-V_S$	-10.8	-12	-13.2	-10.8	-12	-13.2	-10.8	-12	-13.2	Volts
Current										
$+I_S$		+9	+13		+9	+13		+9	+13	mA
$-I_S$		-9	-13		-9	-13		-9	-13	mA
Power Supply Sensitivity⁵										
$+10.8\text{V} \leq +V_S \leq +13.2\text{V}$		± 0.5	± 2		± 0.5	± 2		± 0.5	± 2	ppm/%
$-10.8\text{V} \geq -V_S \geq -13.2\text{V}$		± 1	± 3		± 1	± 3		± 1	± 3	ppm/%
TEMPERATURE RANGE										
Specified										
JN, KN	0		+70	0		+70				$^\circ\text{C}$
AD, BD	-25		+85	-25		+85				$^\circ\text{C}$
SD							-55		+125	$^\circ\text{C}$
Storage										
JN, KN	-65		+150	-65		+150				$^\circ\text{C}$
AD, BD, SD	-65		+150	-65		+150	-65		+150	$^\circ\text{C}$

NOTES

¹FSR stands for Full-Scale Range, and is 10V for a -5 to +5V span.

²Refer to Definitions section.

³For operation with supplies other than $\pm 12\text{V}$, refer to the Power Supply and Reference Voltage Range Section.

⁴Measured between $+V_{REF}$ Force and $-V_{REF}$ Force.

⁵Sensitivity of Full-Scale Error due to changes in $+V_S$ and sensitivity of Offset to changes in $-V_S$.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance Only and are not subject to test.
 $+V_S = +12V$; $-V_S = -12V$; $+V_{REF} = +5V$; $-V_{REF} = -5V$ except where stated.

Parameter	Limit	Units	Test Conditions/Comments
Output Voltage Settling (Time to $\pm 0.001\%$ FS For FS Step)	5	μs max	No Load Applied
	3	μs typ	(DAC output measured from falling edge of \overline{LDAC} .)
	6	μs max	V_{OUT} Load = $1k\Omega$, $C_{LOAD} = 1000pF$.
	4	μs typ	(DAC output measured from falling edge of \overline{LDAC} .)
Digital-to-Analog Glitch Impulse	500	nV-sec typ	Measured with $V_{REF} = 0V$. DAC registers alternatively loaded with input codes of 8000_H and $0FFF_H$ (worst-case transition). Load = $1k\Omega$.
Multiplying Feedthrough	-100	dB max	$+V_{REF} = 1V$ rms 10kHz sine wave, $-V_{REF} = 0V$
Output Noise Voltage Density (1kHz-1MHz)	40	nV/ \sqrt{Hz} typ	Measured between V_{OUT} and $-V_{REF}$

2

TIMING CHARACTERISTICS ($+V_S = +12V$, $-V_S = -12V$, T_{min} to T_{max})

Parameter	Limit	Units	Test Conditions/Comments
Case A ¹			150ns Pulse on \overline{HBE} , \overline{LBE} , and \overline{LDAC}
t_{WC}	70	ns min	\overline{CS} Pulse Width
t_{SC}	60	ns min	\overline{CS} Data Setup Time
t_{HC}	0	ns min	\overline{CS} Data Hold Time
Case B ²			100ns Pulse on \overline{CS}
t_{WB}	60	ns min	\overline{HBE} , \overline{LBE} Pulse Width
t_{SB}	30	ns min	\overline{HBE} , \overline{LBE} Data Setup Time
t_{HB}	20	ns min	\overline{HBE} , \overline{LBE} Data Hold Time
t_{WD}	70	ns min	\overline{LDAC} Pulse Width
Case C ¹			100ns Pulse on \overline{CS}
t_{WS}	70	ns min	\overline{LDAC} & \overline{HBE} , \overline{LBE} Pulse Width
t_{SS}	30	ns min	\overline{LDAC} & \overline{HBE} , \overline{LBE} Data Setup Time
t_{HS}	10	ns min	\overline{LDAC} & \overline{HBE} , \overline{LBE} Data Hold Time

NOTES

- Write strobe applied to \overline{CS} as shown in Figure 20a. Address decoding defines which register(s) data is strobed into (see Figure 1).
- Write strobe applied to \overline{HBE} and/or \overline{LBE} as in Figure 19 or applied to \overline{LDAC} separately. DAC base address applied to \overline{CS} (see Figure 1).
- Write strobe applied to \overline{LDAC} and either \overline{HBE} or \overline{LBE} for synchronous load of 16-bit DAC register with one of the 8-bit first-rank registers as shown in Figure 20b (see Figure 2).




Figure 1. AD569 Timing Diagram




Figure 2. Timing for Synchronous Load of DAC Register

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

- +V_S (Pin 1) to GND (Pin 18) +18V, -0.3V
- V_S (Pin 28) to GND (Pin 18) -18V, +0.3V
- +V_S (Pin 1) to -V_S (Pin 28) +26.4V, -0.3V
- Digital Inputs
 - (Pins 4-14, 19-27) to GND (Pin 18) +V_S, -0.3V
 - +V_{REF} Force (Pin 3) to +V_{REF} Sense (Pin 2) ±16.5V
 - V_{REF} Force (Pin 15) to -V_{REF} Sense (Pin 16) ±16.5V
 - V_{REF} Force (Pins 3, 15) to GND (Pin 18) ±V_S
 - V_{REF} Sense (Pins 2, 16) to GND (Pin 18) ±V_S
 - V_{OUT} (Pin 17) Indefinite Short to GND
- Momentary Short to +V_S, -V_S

- Power Dissipation (Any Package) 1000mW
- Operating Temperature Range
 - Commercial Plastic (JN, KN Versions) 0 to +70°C
 - Industrial Ceramic (AD, BD Versions) -25°C to +85°C
 - Extended Ceramic (SD Versions) -55°C to +125°C
- Storage Temperature -65°C to +150°C
- Lead Temperature (Soldering, 10secs) +300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ESD SENSITIVITY

The AD569 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD569 has been classified as a Category A device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



PIN DESIGNATIONS



ORDERING INFORMATION

Integral Nonlinearity		Differential Nonlinearity		Temperature Range and Package Options*		
+25°C	T _{min} -T _{max}	+25°C	T _{min} -T _{max}	Plastic (N-28) 0 to +70°C	Ceramic (D-28) -25°C to +85°	Ceramic (D-28) -55°C to +125°C
±0.04%	±0.04%	±1LSB	±1LSB	AD569JN	AD569AD	AD569SD
±0.024%	±0.024%	±1/2LSB	±1LSB	AD569KN	AD569BD	-

*See Section 13 for package outline information.

FUNCTIONAL DESCRIPTION

The AD569 consists of two resistor strings, each of which is divided into 256 equal segments (see Figure 3). The 8MSBs of the digital input word select one of the 256 segments on the first string. The taps at the top and bottom of the selected segment are connected to the inputs of the two buffer amplifiers A1 and A2. These amplifiers exhibit extremely high CMRR and low bias current, and thus accurately preserve the voltages at the top and bottom of the segment. The buffered voltages from the segment endpoints are applied across the second resistor string, where the 8LSBs of the digital input word select one of the 256 taps. Output amplifier A3 buffers this voltage and delivers it to the output.

Buffer amplifiers A1 and A2 leap-frog up the first string to preserve monotonicity at the segment boundaries. For example, when increasing the digital code from 00FF_H to 0100_H, (the first segment boundary), A1 remains connected to the same tap on the first resistor, while A2 jumps over it and is connected to the tap which becomes the top of the next segment. This design guarantees monotonicity even if the amplifiers have offset voltages. In fact, amplifier offset only contributes to integral linearity error.

CAUTION

It is generally considered good engineering practice to avoid inserting integrated circuits into powered-up sockets. This guideline is especially important with the AD569. An empty, powered-up socket configures external buffer amplifiers in an




Figure 3. AD569 Block Diagram

open-loop mode, forcing their outputs to be at the positive or negative rail. This condition may result in a large current surge between the reference force and sense terminals. This current surge may permanently damage the AD569.

ANALOG CIRCUIT DETAILS

Definitions

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal output (a straight line drawn from 0 to FS-1LSB) for any bit combination. The AD569's linearity is primarily limited by resistor uniformity in the first divider (upper byte of 16-bit input). The plot in Figure 4 shows the AD569's typical linearity error across the entire output range to be within $\pm 0.01\%$ of full scale. At 25°C the maximum linearity error for the AD569JN, AD and SD grades is specified to be $\pm 0.04\%$, and $\pm 0.024\%$ for the KN and BD versions.




Figure 4. Typical Linearity

MONOTONICITY: A DAC is monotonic if the output either increases or remains constant for increasing digital inputs. All versions of the AD569 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: DNL is the measure of the change in the analog output, normalized to full scale, associated with a 1LSB change in the digital input code. Monotonic behavior requires that the differential linearity error be less than 1LSB over the temperature range of interest. For example, for a $\pm 5V$ output range, a change of 1LSB in digital input code should result in a $152\mu V$ change in the analog output ($1LSB = 10V/65,536$). If the change is actually $38\mu V$, however, the differential linearity error would be $-114\mu V$, or $-3/4LSB$. By leapfrogging the buffer amplifier taps on the first divider, a typical AD569 keeps DNL within $\pm 38\mu V$ ($\pm 1/4LSB$) around each of the 256 segment boundaries defined by the upper byte of the input word (see Figure 5). Within the second divider, DNL also typically remains less than $\pm 38\mu V$ as shown in Figure 6. Since the second divider is independent of absolute voltage, DNL is the same within the rest of the 256 segments.

OFFSET ERROR: The difference between the actual analog output and the ideal output ($-V_{REF}$), with the inputs loaded with all zeros is called the offset error. For the AD569, Unipolar Offset is specified with 0V applied to $-V_{REF}$ and Bipolar Offset is specified with $-5V$ applied to $-V_{REF}$. Either offset is trimmed by adjusting the voltage applied to the $-V_{REF}$ terminals.

BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal half-scale output of 0.0000V when the inputs are loaded with 8000_H is called the Bipolar Zero Error. For the AD569, it is specified with $\pm 5V$ applied to the reference terminals.






Figure 5. Typical DNL at Segment Boundary Transitions



a. Segment 1



b. Segment 256

Figure 6. Typical DNL Within Segments

MULTIPLYING FEEDTHROUGH ERROR: This is the error due to capacitive feedthrough from the reference to the output with the input registers loaded with all zeroes.

FULL-SCALE ERROR: The AD569's voltage dividing architecture gives rise to a fixed full-scale error which is independent of the reference voltage. This error is trimmed by adjusting the voltage applied to the $+V_{REF}$ terminals.

DIGITAL-TO-ANALOG GLITCH IMPULSE: The charge injected into the analog output when a new input is latched into the DAC register gives rise to the Digital-to-Analog Glitch Impulse. Glitches can be due to either time skews between the input bits or charge injection from the internal switches. Glitch Impulse for the AD569 is mainly due to charge injection, and is measured with the reference connections tied to ground. It is specified as the area of the glitch in nV-secs.

TOTAL ERROR: The worst-case Total Error is the sum of the fixed full-scale and offset errors and the linearity error.

POWER SUPPLY AND REFERENCE VOLTAGE RANGES

The AD569 is specified for operation with ± 12 volt power supplies. With $\pm 10\%$ power supply tolerances, the maximum reference voltage range is ± 5 volts. Reference voltages up to ± 6 volts can be used but linearity will degrade if the supplies approach their lower limits of ± 10.8 volts (12 volts - 10%).

If ± 12 volt power supplies are unavailable in the system, several alternative schemes may be used to obtain the needed supply voltages. For example, in a system with ± 15 V supplies, a single Zener diode can be used to reduce one of the supplies to 9 volts with the remaining one left at 15 volts. Figure 7a illustrates this scheme. A 1N753A or equivalent diode is an appropriate choice for the task. Asymmetrical power supplies can be used since the AD569's output is referenced to $-V_{REF}$ only and thus floats relative to logic ground (GND, Pin 18). Assuming a worst-case ± 1.5 volt tolerance on both supplies (10% of 15 volts), the maximum reference voltage ranges would be $+6$ and -2 volts for $+V_S = +15$ V and $-V_S = -9$ V, and $+2$ to -8 volts for $+V_S = 9$ V and $-V_S = -15$ V.

Alternately, two 3V Zener diodes or voltage regulators can be used to drop each ± 15 volt supply to ± 12 volts, respectively. In Figure 7b, 1N746A diodes are a good choice for this task.


A third method may be used if both ± 15 volt and ± 5 volt supplies are available. Figure 7c shows this approach. A combination of $+V_S = +15$ V and $-V_S = -5$ V can support a reference range of 0 to 6 volts, while supplies of $+V_S = +5$ V and $-V_S = -15$ V can support a reference range of 0 to -8 volts. Again, 10% power supply tolerances are assumed.

NOTE: Operation with $+V_S = +5$ V alters the input latches' operating conditions causing minimum write pulse widths to extend to 1μ s or more. Control signals \overline{CS} , \overline{HBE} , \overline{LBE} , and \overline{LDAC} should, therefore, be tied low to render the latches transparent.


No timing problems exist with operation at $+V_S = 9$ V and $-V_S = -15$ V. However, 10% tolerances on these supplies generate a worst-case condition at $-V_S = -16.5$ V and $+V_S = +7.5$ V (assuming $+V_S$ is derived from a $+15$ V supply). Under these conditions, write pulse widths can stretch to 200ns with similar degradation of data setup and hold times. However, ± 0.75 V tolerances ($\pm 5\%$) yield minimal effects on digital timing with write pulse widths remaining below 100ns.

Finally, Figure 7d illustrates the use of the combination of an AD588 and AD569 in a system with ± 15 volt supplies. As shown, the AD588 is connected to provide ± 5 V to the reference inputs of the AD569. It is doing double-duty by simultaneously regulating the supply voltages for the AD569 through the use of the level shifting zeners and transistors. This scheme utilizes the capability of the outputs of the AD588 to source as well as sink current. Two other benefits are realized by using this approach. The first is that the AD569 is no longer directly connected to the system power supplies. Output sensitivity to variations in those supplies is, therefore, eliminated. The second benefit is


that, should a zener diode fail (a short circuit would be the most likely failure), the supply voltage decreases. This differs from the situation where the diode is used as a series regulator. In that case, a failure would place the unregulated supply voltage on the AD569 terminal.




a. Zener Regulates Negative Supply



b. Diodes Regulate Both Supplies



c. Use of $\pm 15V$ and $\pm 5V$ Supplies



d. AD588 Produces References and Supply Voltages

Figure 7. Power Supply Options

ANALOG CIRCUIT CONNECTIONS

The AD569 is intended for use in applications where high resolution and stability are critical. Designed as a multiplying D/A converter, the AD569 may be used with a fixed dc reference or an ac reference. V_{REF} may be any voltage or combination of voltages at $+V_{FORCE}$ and $-V_{FORCE}$ that remain within the bounds set for reference voltages as discussed in the power supply range section. Since the AD569 is a multiplying D/A converter, its output voltage, V_{OUT} , is proportional to the product of the digital input word and the voltage at the reference terminal. The transfer function is $V_{OUT} = D \cdot V_{REF}$ where D is the fractional binary value of the digital word applied to the converter using offset-binary coding. Therefore, the output will range from $-V_{REF}$ for a digital input code of all zeros (0000_H) to $+V_{REF}$ for an input code of all ones (FFFF_H).

For applications where absolute accuracy is not critical, the simple reference connection in Figure 8 can be used. Using only the reference force inputs, this configuration maintains linearity and 16-bit monotonicity, but introduces small, fixed offset and gain errors. These errors are due to the voltage drops across resistors R_A and R_B shown in Figure 9. With a 10V reference voltage, the gain and offset errors will range from 80 to 100mV. Resistors R_A and R_B were included in the first resistor string to avoid degraded linearity due to uneven current densities at the string's endpoints. Similarly, linearity would degrade if the reference voltage were connected across the reference sense terminals. Note that the resistance between the force and sense terminals cannot be measured with an ohmmeter; the layout of the thin-film resistor string adds approximately 4k Ω of resistance (R_S) at the sense tap.




Figure 8. Simple Reference Connection

For those applications in which precision references and high accuracy are critical, buffer amplifiers are used at $+V_{REF}$ and $-V_{REF}$ as shown in Figure 10 to force the voltage across resistors R_1 to R_{256} . This insures that any errors induced by currents flowing through the resistances of the package pins, bond wires, aluminum interconnections, as well as R_A and R_B are minimized. Suitable amplifiers are the AD517, AD OP-07, AD OP-27, or the dual amplifier, the AD712. Errors will arise, however, as the buffer amplifiers' bias currents flow through R_S (4k Ω). If the bias currents produce such errors, resistance can be inserted at the noninverting terminal (R_{BC}) of the buffer amplifiers to compensate for the errors.




Figure 9. MSB Resistor Divider




Figure 10. Reference Buffer Amplifier Connections

Figures 11, 12, and 13 show reference configurations for various output ranges. As shown in Figure 11, the pin-programmable AD588 can be connected to provide tracking $\pm 5V$ outputs with 1-3ppm/ $^{\circ}C$ temperature stability. Buffer amplifiers are included for direct connection to the AD569. The optional gain and balance adjust trimmers allow bipolar offset and full-scale errors to be nulled. In Figure 12, the low-cost AD586 provides

$\pm 5V$ reference. A dual op amp, the AD712, buffers the reference input terminals preserving the absolute accuracy of the AD569. The optional noise-reduction capacitor and gain adjust trimmer allow further elimination of errors. The low-cost AD584 offers 2.5V, 5V, 7.5V, and 10V options and can be connected for $\pm 5V$ tracking outputs as shown in Figure 13. Again, an AD712 is used to buffer the reference input terminals.




Figure 11. Ultralow Drift $\pm 5V$ Tracking Reference




Figure 12. Low-Cost $\pm 5V$ Reference





Figure 13. Low-Cost ±5V Tracking Reference


MULTIPLYING PERFORMANCE

Figure 14 illustrates the gain and phase characteristics of the AD569 when operated in the multiplying mode. Full-power bandwidth is shown in Figure 14a and the corresponding phase shift is shown in Figure 14b. Performance is plotted for both a full-scale input of FFFF_H and an input of 8080_H. The latter input represents worst-case conditions because it places the

buffer taps at the midpoints of both dividers. Figure 15 illustrates the AD569's ability to resolve 16-bits (where 1LSB is 96dB below full scale) while keeping the noise floor below -130dB with an ac reference of 1V rms at 200Hz.




a. Bandwidth




b. Phase Shift

Figure 14. Full Power Multiplying Performance



a. Time Domain



b. Frequency Domain

Figure 15. Multiplying Mode Performance (Input Code 0001_H)

Multiplying feedthrough is due to capacitive coupling between the reference inputs and the output. As shown in Figure 16, under worst-case conditions (hex input code 0000), feedthrough remains below -100dB at ac reference frequencies up to 10kHz .




Figure 16. Multiplying Feedthrough

BYPASSING AND GROUNDING RULES

It is generally considered good engineering practice to use bypass capacitors on the device supply voltage pins and to insert small valued resistors in the supply lines to provide a measure of decoupling between various circuits in a system. For the AD569, bypass capacitors of at least $4.7\mu\text{F}$ and series resistors of 10Ω are recommended. The supply voltage pins should be decoupled to Pin 18.

NOISE

In high-resolution systems, noise is often the limiting factor. A 16-bit DAC with a 10 volt span has an LSB size of $152\mu\text{V}$ (-96dB). Therefore, the noise floor must remain below this level in the frequency ranges of interest. The AD569's noise spectral density is shown in Figures 17 and 18. The lowband noise spectrum in Figure 17 shows the $1/f$ corner frequency at 1.2kHz and Figure 18 shows the wideband noise to be below $40\text{nV}/\sqrt{\text{Hz}}$.




Figure 17. Lowband Noise Spectrum




Figure 18. Wideband Noise Spectrum

DIGITAL CIRCUIT CONNECTIONS

The AD569's truth table appears in Table I. The High Byte Enable ($\overline{\text{HBE}}$) and Low Byte Enable ($\overline{\text{LBE}}$) inputs load the upper and lower bytes of the 16-bit input when Chip Select ($\overline{\text{CS}}$) is valid (low). A similar strobe to Load DAC ($\overline{\text{LDAC}}$) loads the 16-bit input into the DAC register and completes the DAC update. The DAC register can either be loaded with a separate write cycle or synchronously with either of the 8-bit registers in the first rank. A simultaneous update of several AD569s can be achieved by controlling their $\overline{\text{LDAC}}$ inputs with a single control signal.

$\overline{\text{CS}}$	$\overline{\text{HBE}}$	$\overline{\text{LBE}}$	$\overline{\text{LDAC}}$	OPERATION
1	X	X	X	No Operation
X	1	1	1	No Operation
0	0	1	1	Enable 8MSBs of First Rank
0	1	0	1	Enable 8LSBs of First Rank
0	1	1	0	Enable 16-Bit DAC Register
0	0	0	0	All Latches Transparent

Table I. AD569 Truth Table

All four control inputs latches are level-triggered and active low. When the DAC register is loaded directly from a bus, the data at the digital inputs will be reflected in the output any time $\overline{\text{CS}}$, $\overline{\text{LDAC}}$, $\overline{\text{LBE}}$ and $\overline{\text{HBE}}$ are low. Should this not be the desired case, bring $\overline{\text{LDAC}}$ (or $\overline{\text{HBE}}$ or $\overline{\text{LBE}}$) high before changing the data. Alternately, use a second write cycle to transfer the data to the DAC register or delay the write strobe pulse until the appropriate data is valid. Be sure to observe the appropriate data setup and hold times (see Timing Characteristics).

Whenever possible, the write strobe signal should be applied to $\overline{\text{HBE}}$ and $\overline{\text{LBE}}$ with the AD569's decoded address applied to $\overline{\text{CS}}$. A minimum pulse width of 60ns at $\overline{\text{HBE}}$ and $\overline{\text{LBE}}$ allows the AD569 to interface to the fastest microprocessors. Actually, data can be latched with narrower pulses, but the data setup and hold times must be lengthened.

16-Bit Microprocessor Interfaces

Since 16-bit microprocessors supply the AD569's complete 16-bit input in one write cycle, the DAC register is often unnecessary. If so, it should be made transparent by grounding $\overline{\text{LDAC}}$. The DAC's decoded address should be applied to $\overline{\text{CS}}$, with the write strobe applied to $\overline{\text{HBE}}$ and $\overline{\text{LBE}}$ as shown in the 68000 interface in Figure 19.






Figure 19. AD569/68000 Interface



a. Simple Interface



b. Fast Interface

Figure 20. 8-Bit Microprocessor Interface

8-Bit Microprocessor Interfaces

Since 8-bit microprocessors require two write cycles to provide the AD569's 16-bit input, the DAC register must be utilized. It is most often loaded as the second byte enters the first rank of latches. This synchronous load method, shown in Figure 20, requires LDAC to be tied to either LBE or HBE, depending upon the byte loading sequence. In either case, the propagation delay through the first rank gives rise to longer timing requirements as shown in Figure 2. If the DAC register (LDAC) is controlled separately using a third write cycle, the minimum write pulse on LDAC is 70ns, as shown in Figure 1.

Two basic methods exist for interfacing the AD569 to an 8-bit microprocessor's address and control buses. In either case, at

least one address line is needed to differentiate between the upper and lower bytes of the first rank (HBE and LBE). The simplest method involves applying the two addresses directly to HBE and LBE and strobing the data using CS as shown in Figure 20a. However, the minimum pulse width on CS is 70ns with a minimum data setup time of 60ns. If operation with a shorter pulse width is required, the base address should be applied to CS with an address line gated with the strobe signal to supply the HBE and LBE inputs (see Figure 20b). However, since the write pulse sees a propagation delay, the data still must remain valid at least 20ns after the rising edge of the delayed write pulse.

OUTPUT SETTLING


The AD569's output buffer amplifier typically settles to within $\pm 0.001\%$ FS of its final value in 3 μ s for a 10V step. Figure 21 shows settling for positive and negative full-scale steps with no load applied. Capable of sourcing or sinking 5mA, the output buffer can also drive loads of 1k Ω and 1000pF without loss of stability. Typical settling to 0.001% under these worst-case conditions is 4 μ s, and is guaranteed to be a maximum of 6 μ s. The plots of Figure 21 were generated using the settling test procedure developed specifically for the AD569.

Subranging 16-Bit ADC


The subranging ADC shown in Figure 22 completes a conversion in less than 20 μ s, including the sample-hold amplifier's sample time. The sample-hold amplifier is allocated 5 μ s to settle to 16 bits.

Before the first flash, the analog input signal is routed through the AD630 at a gain of +1. The lower AD7820 quantizes the signal to the 8-bit level within 1.4 μ s, and the 8-bit result is routed to the AD569 via a digital latch which holds the 8-bit word for the AD569 and the output logic.

The AD569's reference polarity is reversed so that a full-scale output is -5V and zero scale is 0V, thereby subtracting an 8-bit approximation from the original sampled signal. The residue from the analog subtraction is then quantized by the second 8-bit flash conversion to recover the 8LSBs. Even though only the AD569's upper 8MSBs are used, the AD569's accuracy defines the A/D converter's overall accuracy. Any errors are directly reflected in the output.



a. Turn-On Settling



b. Turn-Off Settling

Figure 21. Full-Scale Output Settling

Preceding the second flash, the residue signal must be amplified by a factor of 256. The OP-37 provides a gain of 25.6 and the AD630 provides another gain of 10. In this case, the AD630 acts as a gain element as well as a channel control switch. The second flash conversion yields a 9-bit word. This provides one

extra bit of overlap for digital correction of any errors that occurred in the first flash. The correction bit is digitally added to the first flash before the entire 16-bit output is strobed into the output register.




Figure 22. 16-Bit Subranging ADC

AD664

FEATURES

Four Complete Voltage Output DACs
Data Register Readback Feature
"Reset to Zero" Override
Multiplying Operation
Double-Buffered Latches
LCC and DIP Packages

APPLICATIONS

Automatic Test Equipment
Robotics
Process Control
Disk Drives
Instrumentation
Avionics

PRODUCT DESCRIPTION

The AD664 is four complete 12-bit, voltage-output DACs on one monolithic IC chip. Each DAC has a double-buffered input latch structure and a data readback function. All DAC read and write operations occur through a single microprocessor-compatible I/O port.

The I/O port accommodates 4-, 8- or 12-bit parallel words allowing simple interfacing with a wide variety of microprocessors. A reset to zero control pin is provided to allow a user to simultaneously reset all DAC outputs to zero, regardless of the contents of the input latch. Any one or all of the DACs may be placed in a transparent mode allowing immediate response by the outputs to the input data.

The analog portion of the AD664 consists of four DAC cells, four output amplifiers, a control amplifier and switches. Each DAC cell is an inverting R-2R type. The output current from each DAC is switched to the on-board application resistors and output amplifier. The output range of each DAC cell is programmed through the digital I/O port and may be set to unipolar or bipolar range, with a gain of one or two times the reference voltage. All DACs are operated from a single external reference.


The functional completeness of the AD664 results from the combination of Analog Devices' BiMOS II process, laser-trimmed thin-film resistors and double-level metal interconnects.

PRODUCT HIGHLIGHTS


1. The AD664 provides four voltage-output DACs on one chip offering the highest density 12-bit D/A function available.
2. The output range of each DAC is fully and independently programmable.
3. Readback capability allows verification of contents of the internal data registers.
4. The asynchronous RESET control returns all D/A outputs to zero volts.
5. DAC-to-DAC matching performance is specified and tested.
6. Linearity error is specified to be 1/2LSB at room temperature and 1LSB maximum.
7. DAC performance is guaranteed to be monotonic over the full operating temperature range.
8. Readback buffers have tristate outputs.
9. Multiplying-mode operation allows use with fixed or variable, positive or negative external references.

AD664 PIN CONFIGURATIONS

44-Pin Package



28-Pin DIP Package



SPECIFICATIONS ($V_{LL} = +5V$, $V_{CC} = +15V$, $V_{EE} = -15V$, $V_{REF} = +10V$, $T_A = +25^\circ C$ unless otherwise noted)

Model	AD664BD/BE/TD/TE			Units
	Min	Typ	Max	
RESOLUTION		12	12	Bits
ANALOG OUTPUT				
Voltage Range ¹				
UNI Versions	0		$V_{CC} - 2.0$	Volts
BIP Versions	$V_{EE} + 2.0$		$V_{CC} - 2.0$	Volts
Output Current	5			mA
Load Resistance		2		k Ω
Load Capacitance			500	pF
Short-Circuit Current		25	40	mA
ACCURACY				
Gain Error	-5	± 2	5	LSB
Unipolar Offset	-1	$\pm 1/4$	1	LSB
Bipolar Zero ²	-2	$\pm 1/2$	2	LSB
Linearity Error ³	-1/2	± 0.25	1/2	LSB
Linearity T_{min} to T_{max}	-3/4	$\pm 1/2$	3/4	LSB
Differential Linearity	-1/2		1/2	LSB
Differential Linearity T_{min} to T_{max}	Monotonic @ All Temperatures			
Gain Error Drift				
Unipolar 0 to +10V mode	-10	± 5	10	ppm of FSR/ $^\circ C$
Bipolar -5V to +5V mode	-10	± 5	10	ppm of FSR/ $^\circ C$
Bipolar -10V to +10V mode	-10	± 5	10	ppm of FSR/ $^\circ C$
Unipolar Offset Drift				
Unipolar 0 to +10V mode	-2	± 1	2	ppm of FSR/ $^\circ C$
Bipolar Zero Drift				
Bipolar -5V to +5V mode	-10	± 5	10	ppm of FSR/ $^\circ C$
Bipolar -10V to +10V mode	-10	± 5	10	ppm of FSR/ $^\circ C$
REFERENCE INPUT				
Input Resistance	1.3		2.6	k Ω
Voltage Range ⁵	$V_{EE} + 2.0$		$V_{CC} - 2.0$	Volts
POWER REQUIREMENTS				
V_{LL}	4.5	5.0	5.5	Volts
I_{LL}		0.1	1	mA
V_{CC}/V_{EE}	± 11.4		± 16.5	Volts
I_{CC}		12	15	mA
I_{EE}		15	19	mA
Total Power		400	525	mW
ANALOG GROUND CURRENT ⁶	-600	± 400	+600	μA
MATCHING PERFORMANCE				
Gain ⁷	-4	± 2	4	LSB
Offset ⁸	-1	$\pm 1/4$	1	LSB
Bipolar Zero ⁹	-2	± 1	2	LSB
Linearity ¹⁰	-1	$\pm 1/2$	1	LSB
CROSSTALK				
Analog			-90	dB
Digital			-60	dB
DYNAMIC PERFORMANCE ($R_L = 2k\Omega$, $C_L = 500pF$)				
Settling Time to $\pm 1/2LSB$				
Off \leftarrow Bits \rightarrow On, GAIN = 1, $V_{REF} = 10$		8	10	μs
Settling Time to $\pm 1/2LSB$				
-10 \leftarrow V_{REF} \rightarrow 10V, GAIN = 1, Bits On		10		μs
Glitch Impulse			500	nV-sec
MULTIPLYING MODE PERFORMANCE				
Reference Feedthrough @ 1kHz		-75		dB
Reference -3dB Bandwidth		70		kHz
POWER SUPPLY GAIN SENSITIVITY				
11.4V \leftarrow V_{CC} \rightarrow 16.5V		± 2	± 5	ppm/%
-16.5V \leftarrow V_{EE} \rightarrow -11.4V		± 2	± 5	ppm/%
4.5V \leftarrow V_{LL} \rightarrow 5.5V		± 2	± 5	ppm/%
DIGITAL INPUTS				
V_{IH}	2.0			Volts
V_{IL}	0		0.8	Volts
Data Inputs				
I_{IH} @ $V_{IN} = V_{LL}$	-10	± 1	10	μA
I_{IL} @ $V_{IN} = DGND$	-10	± 1	10	μA

Model	AD664BD/BE/TD/TE			Units
	Min	Typ	Max	
CS/DS0/DS1/RST/RD/LS				
$I_{IH} @ V_{IN} = V_{LL}$	-10	±1	10	µA
$I_{IL} @ V_{IN} = DGND$	-10	±1	10	µA
MS/TR ¹¹				
$I_{IH} @ V_{IN} = V_{LL}$	-10	5	10	µA
$I_{IL} @ V_{IN} = DGND$	-150	-85	0	µA
QS0/QS1/QS2 ¹¹				
$I_{IH} @ V_{IN} = V_{LL}$	-10	70	120	µA
$I_{IL} @ V_{IN} = DGND$	-10	±1	10	µA
DIGITAL OUTPUTS				
$V_{OL} @ 1.6mA$ Sink			0.4	Volts
$V_{OH} @ 0.5mA$ Source	2.4			Volts
DIGITAL TIMING ($V_{IN} = 0.8, 2.4V$)				
Data Input Mode (Figure 10)				
CS Pulse Width t_w	80			ns
Data Setup t_{DS}	0			ns
Data Hold t_{DH}	100			ns
Address Setup t_{AS}	0			ns
Address Hold t_{AH}	30			ns
Data Input Mode (Figure 9)				
Data Setup t_{DS}	0			ns
Data Hold t_{DH}	0			ns
LS Width t_{LW}	80			ns
CS Hold t_{CH}	50			ns
Address Setup t_{AS}	0			ns
Address Hold t_{AH}	30			ns
Mode Select (Figure 16)				
MS Setup t_{MS}	20			ns
Address Setup t_{AS}	0			ns
Data Setup t_{DS}	0			ns
LS Width t_{LW}	80			ns
CS Hold t_{CH}	260			ns
Data Hold t_{DH}	0			ns
MS Hold t_{MH}	0			ns
Mode Select (Figure 17)				
MS Setup t_{MS}	20			ns
Address Setup t_{AS}	0			ns
Data Setup t_{DS}	0			ns
CS Width t_w	80			ns
Address Hold t_{AH}	85			ns
Data Hold t_{DH}	100			ns
Readback Mode (Figures 20, 21)				
Address Setup t_{AS}	20			ns
Data Access t_{DV}			240	ns
Data Release t_{DF}			75	ns
Asynchronous Reset (Figure 23)				
Reset Width t_w	90			ns
TEMPERATURE RANGE				
KN/KP	0		+70	°C
BD/BE	-40		+85	°C
TD/TE	-55		+125	°C

NOTES

- ¹A minimum power supply of ±12.0V is required for 0 to +10V and ±10V operation.
- A minimum power supply of ±11.4V is required for -5V to +5V operation.
- ²Bipolar zero error is the difference from the ideal output (0 volts) and the actual output voltage with code 100 000 000 000 applied to the inputs.
- ³Linearity error is defined as the maximum deviation of the actual DAC output from the ideal output (a straight line drawn from 0 to F.S. - 1LSB)
- ⁴FSR means Full- Scale Range and is 20V for ±10V range and 10V for ±5V range.
- ⁵A minimum power supply of ±12.0V is required for a 10V reference voltage.
- ⁶Analog Ground Current is input code dependent.
- ⁷Gain error matching is the largest difference in gain error between any two DACs in one package.
- ⁸Offset error matching is the largest difference in offset error between any two DACs in one package.
- ⁹Bipolar zero error matching is the largest difference in bipolar zero error between any two DACs in one package.
- ¹⁰Linearity error matching is the difference in the worst case linearity error between any two DACs in one package.
- ¹¹44-pin versions only.

Specifications subject to change without notice.

Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

ABSOLUTE MAXIMUM RATINGS*

(Specifications apply to all grades except where noted)

V _{LL} to DGND	0 to +7V
V _{CC} to DGND	0 to +18V
V _{EE} to DGND	-18V to 0V
Soldering	+300°C, 10sec
Power Dissipation	1000mW
AGND to DGND	-1V to +1V
Reference Input	-11V to +11V

V _{CC} to V _{EE}	0 to +36V
Digital Inputs	-0.3V to +7V
Analog Outputs	Indefinite Shorts to V _{CC} , V _{LL} , V _{EE} and GND

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (ElectroStatic Discharge) sensitive device. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



AD664 ORDERING GUIDE

Model	Output Range	Temperature Range	Gain Error	Linearity Error	Package Options ¹
AD664BD-UNI	0 to V _{REF}	Ind	± 5LSB	± 0.5LSB	D-28
AD664BD-BIP	-V _{REF} to V _{REF}	Ind	± 5LSB	± 0.5LSB	D-28
AD664TD-UNI/883B ²	0 to V _{REF}	Mil	± 5LSB	± 0.5LSB	D-28
AD664TD-BIP/883B ²	-V _{REF} to V _{REF}	Mil	± 5LSB	± 0.5LSB	D-28
AD664BE	Programmable	Ind	± 5LSB	± 0.5LSB	E-44A
AD664TE/883B ²	Programmable	Mil	± 5LSB	± 0.5LSB	E-44A

NOTE

¹See Section 13 for package outline information.

²Consult Military Products Databook for complete specifications.

	Mode = UNI	Mode = BIP
Gain = 1	000000000000 = 0V	000000000000 = -V _{REF} /2
	100000000000 = V _{REF} /2	100000000000 = 0V
	111111111111 = V _{REF} - 1LSB	111111111111 = V _{REF} /2 - 1LSB
Gain = 2	000000000000 = 0V	000000000000 = -V _{REF}
	100000000000 = V _{REF}	100000000000 = 0V
	111111111111 = 2 × V _{REF} - 1LSB	111111111111 = +V _{REF} - 1LSB

Table 1. Transfer Functions




Figure 1a. 44-Pin Block Diagram

FUNCTIONAL DESCRIPTION

The AD664 combines four complete 12-bit voltage output D/A converters with a fast, flexible digital input/output port on one monolithic chip. It is available in two forms, a 44-pin version shown in Figure 1a and a 28-pin version shown in Figure 1b.

44-Pin Versions

Each DAC offers flexibility, accuracy and good dynamic performance. The R-2R structure is fabricated from thin-film resistors which are laser-trimmed to achieve 1/2LSB linearity and guaranteed monotonicity. The output amplifier combines the best features of the bipolar and MOS devices to achieve good dynamic performance and low offset. Settling time is under 10µs and each output can drive a 5mA, 500pF load. Short-circuit protection allows indefinite shorts to V_{LL}, V_{CC}, V_{EE} and GND. The output and span resistor pins are available separately. This feature allows a user to insert current-boosting elements to increase the drive capability of the system, as well as to overcome parasitics.

Digital circuitry is implemented in CMOS logic. The fast, low power, digital interface allows the AD664 to be interfaced with most microprocessors. Through this interface, the wide variety of features on each chip may be accessed. For example, the input data for each DAC is programmed by way of 4-, 8-, 12- or 16-bit words. The double-buffered input structure of this latch allows all four DACs to be updated simultaneously. A readback feature allows the internal registers to be read back through the same digital port, as either 4-, 8- or 12-bit words. When disabled, the readback drivers are placed in a high impedance (tristate) mode. A TRANSPARENT mode allows the input data to pass straight through both ranks of input registers and appear at the DAC with a minimum of delay. One D/A may be placed in the transparent mode at a time, or all four may be made transparent at once. The MODE SELECT feature allows the output range and mode of the DACs to be selected via the data bus inputs. An internal mode select register stores the selections. This register may also be read back to check its contents. A RESET-TO-ZERO feature allows all DACs to be reset to 0 volts out by strobing a single pin.




Figure 1b. 28-Pin Block Diagram

28-Pin Versions

The 28-pin versions are dedicated versions of the 44-pin AD664. Each offers a reduced set of features from those offered in the 44-pin version. This accommodates the reduced number of package pins available. Data is written and read with 12-bit words only. Output range and mode select functions are also not available in 28-pin versions. As an alternative, users specify either the UNI (unipolar, 0 to V_{REF}) models or the BIP (bipolar, -V_{REF} to V_{REF}) models depending on the application requirements. Finally, the transparent mode is not available on the 28-pin versions.

ANALOG CIRCUIT CONSIDERATIONS

Grounding Recommendations

The AD664 has two pins, designated ANALOG and DIGITAL ground. The analog ground pin is the "high quality" ground reference point for the device. A unique internal design has resulted in low analog ground current. This greatly simplifies management of ground current and the associated induced voltage drops. The analog ground pin should be connected to the analog ground point in the system. The external reference and any external loads should also be returned to analog ground.

The digital ground pin should be connected to the digital ground point in the circuit. This pin returns current from the logic portions of the AD664 circuitry to ground.

Analog and digital grounds should be connected at one point in the system. If there is a possibility that this connection be broken or otherwise disconnected, then two diodes should be connected between the analog and digital ground pins of the AD664 to limit the maximum ground voltage difference.

Power Supplies and Decoupling

The AD664 requires three power supplies for proper operation. V_{LL} powers the logic portions of the device and requires +5 volts. V_{CC} and V_{EE} power the remaining portions of the circuitry and require +12V to +15V and -12V to -15V, respectively. V_{CC} and V_{EE} must also be a minimum of two volts greater than the maximum reference and output voltages anticipated.

Decoupling capacitors should be used on all power supply pins. Good engineering practice dictates that the bypass capacitors be located as near as possible to the package pins. V_{LL} should be bypassed to digital ground. V_{CC} and V_{EE} should be decoupled to analog ground.

Driving the Reference Input

The reference input of the AD664 can have an impedance as low as 1.3k Ω . Therefore, the external reference voltage must be able to source up to 7.7mA of load current. Suitable choices include the 5V AD586, the 10V AD587 and the 8.192V AD689.

The architecture of the AD664 derives an inverted version of the reference voltage for some portions of the internal circuitry. This means that the power supplies must be at least 2V




Figure 2. Recommended Circuit Schematic

greater than both the external reference and the inverted external reference.

Output Considerations

Each DAC output can source or sink 5mA of current to an external load. Short-circuit protection limits load current to a maximum load current of 40mA. Load capacitance of up to 500pF can be accommodated with no effect on stability. Should an application require additional output current, a current boosting element can be inserted into the output loop with no sacrifice in accuracy. Figure 3 details this method.




Figure 3. Current-Boosting Scheme

AD664 output voltage settling time is 10 μ s maximum. Figure 4 shows the output voltage settling time with a fixed 10V reference, gain = 1 and all bits switched from 1 to 0.




Figure 4. Settling Time; All Bits Switched from On to Off

Alternately, Figure 5 shows the settling characteristics when the reference is switched and the input bits remain fixed. In this case, all bits are "on", the gain is 1 and the reference is switched from -5V to +5V.




Figure 5. Settling Time; Input Bits Fixed, Reference Switched

Multiplying Mode Performance

Figure 6 illustrates the typical open-loop gain and phase performance of the output amplifiers of the AD664.




Figure 6. Gain and Phase Performance of AD664 Outputs

Crosstalk

Crosstalk is a spurious signal on one DAC output caused by a change in the output of one or more of the other DACs. Crosstalk can be induced by capacitive, thermal or load current induced feedthrough. Figure 7 shows typical crosstalk. DAC B is set to output 0 volts. The outputs of DAC A, C and D switch $2k\Omega$ loads from 10V to 0V. The first disturbance in the output of DAC B is caused by digital feedthrough from the input data lows. The second disturbance is caused by analog feedthrough from the other DAC outputs.




Figure 7. Output Crosstalk

Output Noise

Wideband output noise is shown in Figure 8. This measurement was made with a 7MHz noise bandwidth, gain = 1 and all bits on. The total rms noise is approximately one fifth the visual peak-to-peak noise.

As Table II shows, the AD664 makes a wide variety of operating modes available to the user. These modes are accessed or programmed through the high-speed digital port of the quad DAC.




Figure 8. Typical Output Noise

On-board registers program and store the DAC input codes and the DAC operating mode data. All registers are double-buffered to allow for simultaneous updating of all outputs. Register data may be read back to verify the respective contents. The digital port also allows transparent operation. Data from the input pins can be sent directly through both ranks of latches to the DAC.

Partial address decoding is performed by the DS0, DS1, $\overline{QS0}$, QS1 and QS2 address bits.

The \overline{RST} pin provides a simple method to reset all output voltages to zero. Its advantages are speed and low software overhead.

INPUT DATA

In general, two types of data will be input to the registers of the AD664, input code data and mode select data. Input code data sets the DAC inputs while the mode select data sets the gain and range of each DAC.

The versatile I/O port of the AD664 allows many different types of data input schemes. For example, the input code for just one of the DACs may be loaded and the output may or may not be updated. Or, the input codes for all four DACs may be written, and the outputs may or may not be updated.

The same applies for MODE SELECTION. The mode of just one or many of the DACs may be rewritten and the user can choose to immediately update the outputs or wait until a later time to transfer the mode information to the outputs.

A user may also write both input code and mode information into their respective first ranks and then update all second ranks at once.

Finally, transparent operation allows data to be transferred from the inputs to the outputs. This feature is useful, for example, in a situation where one of the DACs is used in an A/D converter. The SAR register could be connected directly to a DAC by using the transparent mode of operation. Another use for this feature would be during system calibration where the endpoints of the transfer function of each DAC would be measured. For example, if the full-scale voltages of each DAC were to be measured, then by making all four DACs transparent and putting all "1s" on the input port, all four DACs would be at full-scale. This requires far less software overhead than loading each register individually.

The following sections detail the timing requirements for various data loading schemes.

Function	DS1,DS0	\overline{LS}	\overline{MS}	\overline{TR}	$\overline{QS0}, \overline{1}, \overline{2}^1$	\overline{RD}	\overline{CS}	\overline{RST}
Load 1st Rank								
DACA	00	0	1	1	Select Quad	1	1→0	1
DACB	01	0	1	1	Select Quad	1	1→0	1
DACC	10	0	1	1	Select Quad	1	1→0	1
DACD	11	0	1	1	Select Quad	1	1→0	1
Load 2nd Rank	XX	1	1	1	XXX	1	1→0	1
Read 2nd Rank	Select D/A	X	1	1	Select Quad	0	1→0	1
Reset	XX	X	X	X	XXX	X	X	0
Transparent ¹								
All DACs	XX	1	1	0	000	1	1→0	1
DACA	00	0	1	0	000	1	1→0	1
DACB	01	0	1	0	000	1	1→0	1
DACC	10	0	1	0	000	1	1→0	1
DACD	11	0	1	0	000	1	1→0	1
Mode Select ^{1,2}								
1st Rank	XX	0	0	1	00X	1	1→0	1
2nd Rank	XX	1	0	1	XXX	1	1→0	1
Readback Mode ¹	XX	X	0	1	00X	0	1→0	1
Update 2nd Rank and Mode	XX	1	0	0	XXX	1	1→0	1
DACA	00	0	1	1	Select Quad	1	1→0	1
DACB	01	0	1	1	Select Quad	1	1→0	1
DACC	10	0	1	1	Select Quad	1	1→0	1
DACD	11	0	1	1	Select Quad	1	1→0	1

Notes: X = don't care.

¹For 44-pin versions only

²For MS, TR, LS = 0, a MS 1st write occurs.

Table II. AD664 Digital Truth Table

Load and Update One DAC Output

In this first example, the object is simply to change the output of one of the four DACs on the AD664 chip. The procedure is to select the address bits that indicate the DAC to be programmed, pull LATCH SELECT(\overline{LS}) low, pull CHIP SELECT(\overline{CS}) low, release \overline{LS} and then release \overline{CS} . When \overline{CS} goes low, data enters the first rank of the input latch. As soon as \overline{LS} goes high, the data is transferred into the second rank and produces the new output voltage. During this transfer, \overline{MS} , \overline{TR} , \overline{RD} and \overline{RST} should be held high.




Figure 9. Update Output of a Single DAC

Preloading the First Rank of One DAC

In this case, the object is to load new data into the first rank of

one of the DACs but *not* the output. As in the previous case, the address and data inputs are placed on the appropriate pins. \overline{LS} is then brought to "0" and then \overline{CS} is asserted. Note that in this situation, however, \overline{CS} goes high before \overline{LS} goes high. The input data is prevented from getting to the second rank and affecting the output voltage.




Figure 10. Preload First Rank of a DAC

This allows the user to "preload" the data to a DAC and strobe it into the output latch at some future time. The user could do this by reproducing the sequence of signals illustrated in the next section.

Update Second Rank of a DAC

Assuming that a new input code had previously been placed into the first rank of the input latches, the user can update the output of the DAC by simply pulling \overline{CS} low while keeping \overline{LS} , \overline{MS} , \overline{TR} , \overline{RD} and \overline{RST} high. Address data is not needed in this case. In reality, all second ranks are being updated by this procedure, but only those which receive data different from that already there would manifest a change. Updating the second rank does not change the contents of the first rank.




Figure 11. Update Second Rank of a DAC

The same options that exist for individual DAC input loading also exist for multiple DAC input loading. That is, the user can choose to update the first and second ranks of the registers or preload the first ranks and then update them at a future time.

Load and Update Multiple DAC Outputs

The following examples demonstrate two ways to update all DAC outputs. The first method involves doing all data transfers during one long \overline{CS} low period. Note that in this case, shown in Figure 12, \overline{LS} returns high before \overline{CS} goes high. Data hold time, relative to an address change, is 70ns. This updates the outputs of all DACs simultaneously.




Figure 12. Update All DAC Outputs

The second method involves doing a \overline{CS} assertion (low) and an \overline{LS} toggle separately for each DAC. It is basically a series of preload operations (Figure 10). In this case, illustrated in Figure 13, two \overline{LS} signals are shown. One, labelled \overline{LS} , goes high before \overline{CS} returns high. This transfers the “new” input word to the DAC outputs sequentially. The second \overline{LS} signal, labelled Alternate \overline{LS} , stays low until \overline{CS} returns high. Using this sequence loads the first ranks with each “new” input word but doesn’t update the DAC outputs. To then update all DAC outputs simultaneously would require the signals illustrated in Figure 11.




Figure 13. Load and Update Multiple DACs

Preload Multiple First Rank Registers

The first ranks of the DAC input registers may be preloaded with new input data without disturbing the second rank data. This is done by transferring the data into the first rank by bringing \overline{CS} low while \overline{LS} is low. But \overline{CS} must return high before \overline{LS} . This prevents the data from the first rank from getting into the second rank. A simple second rank update cycle as shown in Figure 11 would move the “preloaded” information to the DACs.




Figure 14. Preload First Rank Registers

Selecting Gain Range and Modes (44-Pin Versions)

The AD664’s mode select feature allows a user to configure the gain ranges and output modes of each of the four DACs. On-board switches take the place of up to eight external relays that would normally be required to accomplish this task. The switches are programmed by the mode select word entered via the data I/O port. The mode select word is eight bits wide and occupies the topmost eight bits of the input word. The last four bits of the input word are “don’t cares.”

Figure 15 shows the format of the MODE SELECT word. The first four bits determine the gain range of the DAC. When set to be a gain of 1, the output of the DAC spans a voltage of 1 times the reference. When set to a gain of 2, the output of the DAC spans a voltage of 2 times the reference.

The next four bits determine the mode of the DAC. When set to UNIPOLAR, the output goes from 0 to REF or 0 to 2REF. When the BIPOLAR mode is selected, the output goes from $-\text{REF}/2$ to $\text{REF}/2$ or $-\text{REF}$ to REF.




Figure 15. Mode Select Word Format

Load and Update Mode of One DAC

In this next example, the object is to load new mode information for one of the DACs into the first rank of latches and then immediately update the second rank. This is done by putting the new mode information (8-bit word length) onto the data bits. Then \overline{MS} and \overline{LS} are pulled low. Following that, \overline{CS} is pulled low. This loads the mode information into the first rank of latches. \overline{LS} is then brought high. This action updates the second rank of latches (and, therefore, the DAC outputs). The load cycle ends when \overline{CS} is brought high.

In reality, this load cycle really updates the modes of all the DACs, but the effect is to only change the modes of those DACs whose mode select information has actually changed.




Figure 16. Load and Update Mode of One DAC

Preloading the Mode Select Register

Mode data can be written into the first rank of the mode select latch without changing the modes currently being used. This feature is useful when a user wants to preload new mode information in anticipation of strobing that in at a future time. Figure 17 illustrates the correct sequence of control signals to accomplish this task. (A second rank load requires $\overline{CS} = 320\text{ns}$.)




Figure 17. Preload Mode Select Register

Transparent Mode Operation (44-Pin Versions)

Transparent operation allows data from the inputs of the AD664 to be transferred into the DAC registers without the intervening step of being latched into the first rank of latches. Two modes of transparent operation exist, the "partially transparent" mode and a "fully transparent" mode. In the "partially transparent" mode, one of the DACs is transparent while the remaining three continue to use the data latched into their respective input registers. Both modes require a 12-bit wide input word!

The fully transparent mode is selected by asserting lows on $\overline{QS0}$, $\overline{QS1}$, $\overline{QS2}$, \overline{TR} and \overline{CS} while asserting highs on \overline{LS} , \overline{MS} and \overline{RD} . Figure 18 illustrates the correct timing relationships for those signals. Address setup and \overline{TR} setup times are 0ns minimum.




Figure 18. Fully Transparent Operation

The partially transparent mode of operation is achieved by setting $\overline{QS0}$, $\overline{QS1}$, $\overline{QS2}$, \overline{LS} and \overline{TR} low while \overline{RD} and \overline{MS} are high. The address of the transparent DAC is asserted on $\overline{DS0}$ and $\overline{DS1}$. Figure 19 illustrates the correct sequence of those signals. The required minimum setup times for $\overline{QS0}$, $\overline{QS1}$, $\overline{QS2}$, $\overline{DS0}$, $\overline{DS1}$, \overline{TR} and \overline{LS} are again 0ns.




Figure 19. Partially Transparent Operation

OUTPUT DATA

Two types of outputs may be obtained from the internal data registers of the AD664 chip, mode select and DAC input code data. Readback data may be in the same forms in which it can be entered; 4-, 8-, and 12-bit wide words (12 bits only for 28-pin versions).

DAC Data Readback

DAC input code readback data is obtained by setting the address of the DAC ($\overline{DS0}$, $\overline{DS1}$) and Quads ($\overline{QS0}$, $\overline{QS1}$, $\overline{QS2}$) on the address pins and bringing the \overline{RD} and \overline{CS} pins low. The timing diagram for a DAC code readback operation appears in Figure 20.




Figure 20. DAC Input Code Readback

Mode Data Readback

Mode data is read back in a similar fashion. By setting \overline{MS} , $\overline{QS0}$, $\overline{QS1}$, \overline{RD} and \overline{CS} low while setting \overline{TR} and \overline{RST} high, the mode select word is presented to the I/O port pins. Figure 21 shows the timing diagram for a readback of the mode select data register.




Figure 21. Mode Select Readback

OUTPUT LOADS

Readback timing is tested with the output loads shown in Figure 22.




Figure 22. Output Loads

Asynchronous Reset Operation

The asynchronous reset signal shown in Figure 23 may be asserted at any time. A minimum pulse width (t_{RW}) of 90ns is required. The reset feature is designed to return all DAC outputs to 0 volts regardless of the mode or range selected. In the 44-pin versions, the modes are reset to unipolar, and the input codes are rewritten to be "0s." Previous DAC code and mode information is erased.

In the 28-pin versions of the AD664, the mode remains unchanged, the appropriate input code is rewritten to reset the output voltage to 0 volts. As in the 44-pin versions, the previous input data is erased.




Figure 23. Asynchronous Reset Operation

At power-up, an AD664 may be activated in either the read or write modes. While, at the device level, this will not produce any problems, at the system level it may. Analog Devices recommends the addition of a simple power-on reset scheme to any system where the possibility of an unknown start-up state could be a problem. The simplest version of this scheme is illustrated in Figure 24.




Figure 24. Power-On Reset

It is obvious from inspection that the scheme shown in Figure 24 is only appropriate for systems in which the \overline{RST} pin is otherwise not used. Should the user wish to use the \overline{RST} pin, an additional logic gate may be included to combine the power-on reset with the reset signal.

Interfacing the AD664 To Microprocessors

The AD664 is easy to interface with a wide variety of popular microprocessors. Common architectures include processors with dedicated 8-bit data and address buses, an 8-bit bus over which data and address are multiplexed, an 8-bit data and 16-bit address partially muxed, and separate 16-bit data and address buses.

AD664 addressing can be accomplished through either memory-mapped or I/O techniques. In memory-mapped schemes, the AD664 appears to the host microprocessor as RAM memory. Standard memory addressing techniques are used to select the AD664. In the I/O schemes, the AD664 is treated as an external I/O device by the host. Dedicated I/O pins are used to address the AD664.

Detailed microprocessor connection information and more applications information is available in the unabridged version of the AD664 data sheet. Write for your copy or contact your local Analog Devices sales office.




Figure 25. AD664 in a "Tester-Per-Pin" Architecture

APPLICATIONS OF THE AD664

"Tester-Per-Pin" ATE Architecture

Figure 25 Shows the AD664 used in a single channel of a digital test system. In this scheme, the AD664 supplies four individual output voltages. Two are provided to the V_{HIGH} and V_{LOW} inputs of the AD345 pin driver I.C. to set the digital output levels. Two others are routed to the inputs of the AD96687 dual comparator to supply reference levels of the readback features. This approach can be replicated to give as many channels of stimulus/readback as the tester has pins. The AD664 is a particularly appropriate choice for a large-scale system because the low power requirements (under 500mW) ease power supply and cooling requirements. Analog ground currents of 600 μ A or less make the ground current management task simpler. All DACs can be driven from the same system reference and will track over time and temperature. Finally, the small board area required by the AD664 (and AD345 and AD96687) allows a high functional density.

X-Y Plotters

Figure 26 is a block diagram of the control section of a microprocessor-controlled X-Y pen plotter. In this conceptual exercise, two of the DACs are used for the X-channel drive and two are used for the Y-channel drive. Each provides either the coarse or fine movement control for its respective channel. This approach offers increased resolution over some other approaches.

A designer can take advantage of the reset feature of the AD664 in the following manner. If the system is designed such that the "HOME" position of the pen (or galvanometer, beam, head or similar mechanism) results when the outputs of all of the DACs are at zero, then no system software is required to home the pen. A simple reset signal is sufficient.

Similarly, the transparent feature can be used to the same end. One code can be sent to all DACs at the same time to send the pen to the home position. Of course, this would require some software where the previous example would require only a single reset strobe signal!

Drawing scaling can be achieved by taking advantage of the AD664's software programmable gain settings. If, for example, an "A" size drawing is created with gain settings of 1, then a "C" size drawing can be created by simply resetting all DAC gains to 2 and redrawing the object. Conversely, a "C" size drawing created with gains of 2 can be reduced to "A" size simply by changing the gains to 1 and redrawing. The same principal applies for conversion from "B" size to "D" size or "D" size to "B" size. The multiplying capability of the AD664 provides another scaling option. Changing the reference voltage provides a proportional change in drawing size. Inverting the reference voltage would invert the drawing.

Swapping digital input data from the X channel to the Y channel would rotate the drawing 90 degrees.





Figure 26. X-Y Plotter Block Diagram

FEATURES

Complete 12-Bit D/A Function
Double-Buffered Latch
On Chip Output Amplifier
High Stability Buried Zener Reference
Single Chip Construction
Monotonicity Guaranteed Over Temperature
Linearity Guaranteed Over Temperature: 1/2LSB max
Settling Time: 3 μ s max to 0.01%
Guaranteed for Operation with $\pm 12V$ or $\pm 15V$
Supplies
Low Power: 300mW Including Reference
TTL/5V CMOS Compatible Logic Inputs
Low Logic Input Currents

AD667 FUNCTIONAL BLOCK DIAGRAM



2

PRODUCT DESCRIPTION

The AD667 is a complete voltage output 12-bit digital-to-analog converter including a high stability buried Zener voltage reference and double-buffered input latch on a single chip. The converter uses 12 precision high speed bipolar current steering switches and a laser trimmed thin film resistor network to provide fast settling time and high accuracy.

Microprocessor compatibility is achieved by the on-chip double-buffered latch. The design of the input latch allows direct interface to 4-, 8-, 12-, or 16-bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 100ns, allowing use with the fastest available microprocessors.

The functional completeness and high performance in the AD667 results from a combination of advanced switch design, high speed bipolar manufacturing process, and the proven laser wafer-trimming (LWT) technology. The AD667 is trimmed at the wafer level and is specified to $\pm 1/4$ LSB maximum linearity error (K, B grades) at 25°C and $\pm 1/2$ LSB over the full operating temperature range.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity, is also used to trim the absolute value of the reference as well as its temperature coefficient. The AD667 is thus well suited for wide temperature range performance with $\pm 1/2$ LSB maximum linearity error and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is 5ppm/°C.

*Covered by Patent Numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486; and others pending.

The AD667 is available in five performance grades. The AD667J and K are specified for use over the 0 to +70°C temperature range and are available in a 28-pin molded plastic DIP (N) or PLCC (P) package. The AD667S grade is specified for the -55°C to +125°C range and is available in the ceramic DIP (D) or LCC (E) package. The AD667A and B are specified for use over the -25°C to +85°C temperature range and are available in either a 28-pin hermetically sealed ceramic DIP (D) or LCC (E) package.

PRODUCT HIGHLIGHTS

1. The AD667 is a complete voltage output DAC with voltage reference and digital latches on a single IC chip.
2. The double-buffered latch structure permits direct interface to 4-, 8-, 12-, or 16-bit data buses. All logic inputs are TTL or 5 volt CMOS compatible.
3. The internal buried Zener reference is laser-trimmed to 10.00 volts with a $\pm 1\%$ maximum error. The reference voltage is also available for external application.
4. The gain setting and bipolar offset resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
5. The precision high speed current steering switch and on-board high speed output amplifier settle within 1/2LSB for a 10V full scale transition in 2.0 μ s when properly compensated.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $\pm 12\text{V}$, $\pm 15\text{V}$ power supplies unless otherwise noted)

Model	AD667J			AD667K			Units
	Min	Typ	Max	Min	Typ	Max	
DIGITAL INPUTS							
Resolution			12			12	Bits
Logic Levels (TTL Compatible, T_{\min} - T_{\max}) ¹							
V_{IH} (Logic "1")	+2.0		+5.5	+2.0		+5.5	V
V_{IL} (Logic "0")	0		+0.8	0		+0.8	V
I_{IH} ($V_{\text{IH}} = 5.5\text{V}$)		3	10		3	10	μA
I_{IL} ($V_{\text{IL}} = 0.8\text{V}$)		1	5		1	5	μA
TRANSFER CHARACTERISTICS							
ACCURACY							
Linearity Error @ $+25^\circ\text{C}$		$\pm 1/4$	$\pm 1/2$		$\pm 1/8$	$\pm 1/4$	LSB
$T_A = T_{\min}$ to T_{\max}		$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$	LSB
Differential Linearity Error @ $+25^\circ\text{C}$		$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$	LSB
$T_A = T_{\min}$ to T_{\max}		Monotonicity Guaranteed			Monotonicity Guaranteed		LSB
Gain Error ²		± 0.1	± 0.2		± 0.1	± 0.2	% of FSR ³
Unipolar Offset Error ²		± 1	± 2		± 1	± 2	LSB
Bipolar Zero ²		± 0.05	± 0.1		± 0.05	± 0.1	% of FSR
DRIFT							
Differential Linearity		± 2			± 2		ppm of FSR/ $^\circ\text{C}$
Gain (Full Scale) $T_A = 25^\circ\text{C}$ to T_{\min} or T_{\max}		± 5	± 30		± 5	± 15	ppm of FSR/ $^\circ\text{C}$
Unipolar Offset $T_A = 25^\circ\text{C}$ to T_{\min} or T_{\max}		± 1	± 3		± 1	± 3	ppm of FSR/ $^\circ\text{C}$
Bipolar Zero $T_A = 25^\circ\text{C}$ to T_{\min} or T_{\max}		± 5	± 10		± 5	± 10	ppm of FSR/ $^\circ\text{C}$
CONVERSION SPEED							
Settling Time to $\pm 0.01\%$ of FSR for FSR Change (2k Ω /500pF load)							
with 10k Ω Feedback		3	4		3	4	μs
with 5k Ω Feedback		2	3		2	3	μs
For LSB Change		1			1		μs
Slew Rate	10			10			V/ μs
ANALOG OUTPUT							
Ranges ⁴		$\pm 2.5, \pm 5, \pm 10,$ $+5, +10$			$\pm 2.5, \pm 5, \pm 10,$ $+5, +10$		V
Output Current		± 5			± 5		mA
Output Impedance (dc)		0.05			0.05		Ω
Short Circuit Current			40			40	mA
REFERENCE OUTPUT							
External Current	9.90	10.00	10.10	9.90	10.00	10.10	V
	0.1	1.0		0.1	1.0		mA
POWER SUPPLY SENSITIVITY							
$V_{\text{CC}} = +11.4$ to $+16.5\text{V}$ dc		5	10		5	10	ppm of FS/%
$V_{\text{EE}} = -11.4$ to -16.5V dc		5	10		5	10	ppm of FS/%
POWER SUPPLY REQUIREMENTS							
Rated Voltages		$\pm 12, \pm 15$			$\pm 12, \pm 15$		V
Range ⁴		± 11.4	± 16.5		± 11.4	± 16.5	V
Supply Current							
+11.4 to +16.5V dc		8	12		8	12	mA
-11.4 to -16.5V dc		20	25		20	25	mA
TEMPERATURE RANGE							
Specification	0		+70	0		+70	$^\circ\text{C}$
Storage	-65		+125	-65		+125	$^\circ\text{C}$

NOTES

¹The digital input specifications are 100% tested at $+25^\circ\text{C}$, and guaranteed but not tested over the full temperature range.

²Adjustable to zero.

³FSR means "Full Scale Range" and is 20V for $\pm 10\text{V}$ range and 10V for the $\pm 5\text{V}$ range.

⁴A minimum power supply of $\pm 12.5\text{V}$ is required for a $\pm 10\text{V}$ full scale output and $\pm 11.4\text{V}$ is required for all other voltage ranges.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

TIMING SPECIFICATIONS

(All Models, $T_A = 25^\circ\text{C}$, $V_{\text{CC}} = +12\text{V}$ or $+15\text{V}$,

$V_{\text{EE}} = -12\text{V}$ or -15V)

Symbol	Parameter	Min	Typ	Max	
t_{DC}	Data Valid to End of $\overline{\text{CS}}$	50	-	-	ns
t_{AC}	Address Valid to End of $\overline{\text{CS}}$	100	-	-	ns
t_{CP}	$\overline{\text{CS}}$ Pulse Width	100	-	-	ns
t_{DH}	Data Hold Time	0	-	-	ns
t_{SETT}	Output Voltage Settling Time	-	2	4	μs

ABSOLUTE MAXIMUM RATINGS

V_{CC} to Power Ground 0V to +18V

V_{EE} to Power Ground 0V to -18V

Digital Inputs (Pins 11-15, 17-28)

to Power Ground -1.0V to +7.0V

Ref In to Reference Ground $\pm 12\text{V}$

Bipolar Offset to Reference Ground $\pm 12\text{V}$

10V Span R to Reference Ground $\pm 12\text{V}$

20V Span R to Reference Ground $\pm 24\text{V}$

Ref Out, V_{OUT} (Pins 6, 9) . . Indefinite short to power ground

Power Dissipation Momentary Short to V_{CC}


Power Dissipation 1000mW

Model	AD667A			AD667B			AD667S			Units	
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
DIGITAL INPUTS											
Resolution			12			12			12	Bits	
Logic Levels (TTL Compatible, $T_{min} - T_{max}$) ¹											
V_{IH} (Logic "1")	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	V	
V_{IL} (Logic "0")	0		+0.8	0		+0.8	0		+0.7	V	
I_{IH} ($V_{IH} = 5.5V$)		3	10		3	10		3	10	μA	
I_{IL} ($V_{IL} = 0.8V$)		1	5		1	5		1	5	μA	
TRANSFER CHARACTERISTICS											
ACCURACY											
Linearity Error @ +25°C		$\pm 1/4$	$\pm 1/2$		$\pm 1/8$	$\pm 1/4$		$\pm 1/8$	$\pm 1/2$	LSB	
$T_A = T_{min}$ to T_{max}		$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$		$\pm 1/2$	$\pm 3/4$	LSB	
Differential Linearity Error @ +25°C		$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$		$\pm 1/4$	$\pm 3/4$	LSB	
$T_A = T_{min}$ to T_{max}		Monotonicity Guaranteed			Monotonicity Guaranteed			Monotonicity Guaranteed			LSB
Gain Error ²		± 0.1	± 0.2		± 0.1	± 0.2		± 0.1	± 0.2	% of FSR ³	
Unipolar Offset Error ²		± 1	± 2		± 1	± 2		± 1	± 2	LSB	
Bipolar Zero ²		± 0.05	± 0.1		± 0.05	± 0.1		± 0.05	± 0.1	% of FSR	
DRIFT											
Differential Linearity		± 2			± 2			± 2		ppm of FSR/°C	
Gain (Full Scale) $T_A = 25^\circ C$ to T_{min} or T_{max}		± 5	± 30		± 5	± 15		± 15	± 30	ppm of FSR/°C	
Unipolar Offset $T_A = 25^\circ C$ to T_{min} or T_{max}		± 1	± 3			± 3			± 3	ppm of FSR/°C	
Bipolar Zero $T_A = 25^\circ C$ to T_{min} or T_{max}		± 5	± 10			± 10			± 10	ppm of FSR/°C	
CONVERSION SPEED											
Settling Time to $\pm 0.01\%$ of FSR for FSR change ($2k\Omega$ $500pF$ load)											
with $10k\Omega$ Feedback		3	4		3	4		3	4	μs	
with $5k\Omega$ Feedback		2	3		2	3		2	3	μs	
For LSB Change		1			1			1		μs	
Slew Rate	10			10			10			V/ μs	
ANALOG OUTPUT											
Ranges ⁴		$\pm 2.5, \pm 5, \pm 10, +5, +10$			$\pm 2.5, \pm 5, \pm 10, +5, +10$			$\pm 2.5, \pm 5, \pm 10, +5, +10$		V	
Output Current	± 5			± 5			± 5			mA	
Output Impedance (dc)		0.05			0.05			0.05		Ω	
Short Circuit Current			40			40			40	mA	
REFERENCE OUTPUT											
External Current	9.90	10.00	10.10	9.90	10.00	10.10	9.90	10.00	10.10	V	
	0.1	1.0		0.1	1.0		0.1	1.0		mA	
POWER SUPPLY SENSITIVITY											
$V_{CC} = +11.4$ to $+16.5V$ dc		5	10		5	10		5	10	ppm of FS/%	
$V_{EE} = -11.4$ to $-16.5V$ dc		5	10		5	10		5	10	ppm of FS/%	
POWER SUPPLY REQUIREMENTS											
Rated Voltages		$\pm 12, \pm 15$			$\pm 12, \pm 15$			$\pm 12, \pm 15$		V	
Range ⁴	± 11.4		± 16.5	± 11.4		± 16.5	± 11.4		± 16.5	V	
Supply Current										mA	
+11.4 to +16.5V dc		8	12		8	12		8	12	mA	
-11.4 to -16.5V dc		20	25		20	25		20	25	mA	
TEMPERATURE RANGE											
Specification	-25		+85	-25		+85	-55		+125	°C	
Storage	-65		+150	-65		+150	-65		+150	°C	

TIMING DIAGRAMS


WRITE CYCLE #1

(Load First Rank from Data Bus; $A_3 = 1$)




WRITE CYCLE #2

(Load Second Rank from First Rank; $A_2, A_1, A_0 = 1$)




28-PIN DIP CONNECTIONS



*NOTE DIP PACKAGE PIN NUMBERS
AND LCC CONTACT NUMBERS SERVE
THE SAME FUNCTION.

PLCC, LCC PIN CONNECTIONS



ORDERING INFORMATION

Model	Package Options*	Temperature Range - °C	Linearity Error Max @ 25°C	Gain T.C. Max ppm/°C
AD667JN	Plastic DIP (N-28)	0 to +70	±1/2LSB	30
AD667JP	PLCC (P-28A)	0 to +70	±1/2LSB	30
AD667KN	Plastic DIP (N-28)	0 to +70	±1/4LSB	15
AD667KP	PLCC (P-28A)	0 to +70	±1/4LSB	15
AD667AD	Ceramic DIP (D-28)	-25 to +85	±1/2LSB	30
AD667AE	LCC (E-28A)	-25 to +85	±1/2LSB	30
AD667BD	Ceramic DIP (D-28)	-25 to +85	±1/4LSB	15
AD667BE	LCC (E-28A)	-25 to +85	±1/4LSB	15
AD667SD	Ceramic DIP (D-28)	-55 to +125	±1/2LSB	30
AD667SE	LCC (E-28A)	-55 to +125	±1/2LSB	30

*See Section 13 for package outline information.

THE AD667 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD667 is laser trimmed to 1/4LSB (0.006% of F.S.) maximum error at +25°C for the K and B versions and 1/2LSB for the J, A and S versions.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD667 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at +25°C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output (1LSB = $10V \times 1/4096 = 2.44mV$). If in actual use, however, a 1LSB change in the input code results in a change of only 0.61mV (1/4LSB) in analog output, the differential linearity error would be -1.83mV, or -3/4LSB. The AD667K and B grades have a max differential linearity error of 1/2LSB, which specifies that every step will be at least 1/2LSB and at most 1 1/2 LSB.

ANALOG CIRCUIT CONNECTIONS

Internal scaling resistors provided in the AD667 may be connected to produce bipolar output voltage ranges of ± 10 , ± 5 or $\pm 2.5V$ or unipolar output voltage ranges of 0 to +5V or 0 to +10V.

Gain and offset drift are minimized in the AD667 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table I.




Figure 1. Output Amplifier Voltage Range Scaling Circuit

Output Range	Digital Input Codes	Connect Pin 9 to	Connect Pin 1 to	Connect Pin 2 to	Connect Pin 4 to
$\pm 10V$	Offset Binary	1	9	NC	6 (through 50Ω fixed or 100Ω trim resistor)
$\pm 5V$	Offset Binary	1 and 2	2 and 9	1 and 9	6 (through 50Ω fixed or 100Ω trim resistor)
$\pm 2.5V$	Offset Binary	2	3	9	6 (through 50Ω fixed or 100Ω trim resistor)
0 to +10V	Straight Binary	1 and 2	2 and 9	1 and 9	5 (or optional trim - See Figure 2)
0 to +5V	Straight Binary	2	3	9	5 (or optional trim - See Figure 2)

Table I. Output Voltage Range Connections

UNIPOLAR CONFIGURATION (Figure 2)

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar offset terminal, pin 4, should be grounded if not used for trimming.




Figure 2. 0 to +10V Unipolar Voltage Output

STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, and pin 4 should be connected to pin 5.

STEP II . . . GAIN ADJUST

Turn all bits ON and adjust 100Ω gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.)

BIPOLAR CONFIGURATION (Figure 3)

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust 100Ω trimmer R1 to give -5.000 volts output.

STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust 100Ω gain trimmer R2 to give a reading of +4.9976 volts.




Figure 3. $\pm 5V$ Bipolar Voltage Output

INTERNAL/EXTERNAL REFERENCE USE

The AD667 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the AD667 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale error and bipolar offset) is done in this configuration.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5mA to Ref In and 1.0mA to Bipolar Offset). A minimum of 0.1mA is available for driving external loads. The AD667 reference output should be buffered with an external op amp if it is required to supply more than 0.1mA output current. The reference is typically trimmed to $\pm 0.2\%$, then tested and guaranteed to $\pm 1.0\%$ max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

If an external reference is used (10.000V, for example), additional trim range must be provided, since the internal reference has a tolerance of $\pm 1\%$, and the AD667 full-scale and bipolar offset are both trimmed with the internal reference. The gain and offset trim resistors give about $\pm 0.25\%$ adjustment range, which is sufficient for the AD667 when used with the internal reference.

It is also possible to use external references other than 10 volts. The recommended range of reference voltage is from +8 to +11 volts, which allows both 8.192V and 10.24V ranges to be used. The AD667 is optimized for fixed-reference applications. If the reference voltage is expected to vary over a wide range in a particular application, a CMOS multiplying DAC is a better choice.

Reduced values of reference voltage will also permit the ± 12 volt $\pm 5\%$ power supply requirement to be relaxed to ± 12 volts $\pm 10\%$.

It is not recommended that the AD667 be used with external feedback resistors to modify the scale factor. The internal resistors are trimmed to ratio-match and temperature-track the other resistors on the chip, even though their absolute tolerances are $\pm 20\%$, and absolute temperature coefficients are approximately $-50\text{ppm}/^\circ\text{C}$. If external resistors are used, a wide trim range ($\pm 20\%$) will be needed and temperature drift will be increased to reflect the mismatch between the temperature coefficients of the internal and external resistors.

Small resistors may be added to the feedback resistors in order to accomplish small modifications in the scaling. For example, if a 10.24V full-scale is desired, a 140 Ω 1% low-TC metal-film resistor can be added in series with the internal (nominal) 5k feedback resistor, and the gain trim potentiometer (between pins 6 and 7) should be increased to 200 Ω . In the bipolar mode, increase the value of the bipolar offset trim potentiometer also to 200 Ω .

GROUNDING RULES

The AD667 brings out separate analog and power grounds to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths.

The analog ground at pin 5 is the ground point for the output amplifier and is thus the "high quality" ground for the AD667; it should be connected directly to the analog reference point of

the system. The power ground at pin 16 can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200mV, this noise may feed through the converter, thus some caution will be required in applying these grounds.


It is also important to apply decoupling capacitors properly on the power supplies for the AD667 and the output amplifier. The correct method for decoupling is to connect a capacitor from each power supply pin of the AD667 to the analog ground pin of the AD667. Any load driven by the output amplifier should also be referred to the analog ground pin.

OPTIMIZING SETTLING TIME


The dynamic performance of the AD667's output amplifier can be optimized by adding a small (20pF) capacitor across the feedback resistor. Figure 4 shows the improvement in both large-signal and small-signal settling for the 10V range. In Figure 4a, the top trace shows the data inputs (DB11-DB0 tied together), the second trace shows the CS pulse (A3-A0 tied low), and the lower two traces show the analog outputs for $C_F = 0$ and 20pF respectively.

Figures 4b and 4c show the settling time for the transition from all bits off to all bits on. Note that the settling time to $\pm 1/2\text{LSB}$ for the 10V step is improved from 2.4 microseconds to 1.6 microseconds by the addition of the 20pF capacitor.


Figures 4d and 4e show the settling time for the transition from all bits off to all bits on. The improvement in settling time gained by adding $C_C = 20\text{pF}$ is similar.



a. Large Scale Settling




b. Fine-Scale Settling, $C_F = 0\text{pF}$




c. Fine-Scale Settling, $C_F = 20\text{pF}$

Figure 4. Settling Time Performance



d. Fine-Scale Settling, $C_F = 0pF$



e. Fine-Scale Settling, $C_F = 20pF$

Figure 4. Settling Time Performance (Continued)

DIGITAL CIRCUIT DETAILS

The bus interface logic of the AD667 consists of four independently addressable registers in two ranks. The first rank consists of three four-bit registers which can be loaded directly from a 4-, 8-, 12-, or 16-bit microprocessor bus. Once the complete 12-bit data word has been assembled in the first rank, it can be loaded into the 12-bit register of the second rank. This double-buffered organization avoids the generation of spurious analog output values. Figure 5 shows the block diagram of the AD667 logic section.




Figure 5. AD667 Block Diagram

The latches are controlled by the address inputs, A0-A3, and the \overline{CS} input. All control inputs are active low, consistent with general practice in microprocessor systems. The four address lines each enable one of the four latches, as indicated in Table II.

All latches in the AD667 are level-triggered. This means that data present during the time when the control signals are valid will enter the latch. When any one of the control signals returns high, the data is latched.

It is permissible to enable more than one of the latches simultaneously. If a first rank latch is enabled coincident with the second rank latch, the data will reach the second rank correctly if the "WRITE CYCLE #1" timing specifications are met.

\overline{CS}	A3	A2	A1	A0	Operation
1	X	X	X	X	No Operation
X	1	1	1	1	No Operation
0	1	1	1	0	Enable 4 LSBs of First Rank
0	1	1	0	1	Enable 4 Middle Bits of First Rank
0	1	0	1	1	Enable 4 MSBs of First Rank
0	0	1	1	1	Loads Second Rank from First Rank
0	0	0	0	0	All Latches Transparent

"X" = Don't Care

Table II. AD667 Truth Table

INPUT CODING

The AD667 uses positive-true binary input coding. Logic "1" is represented by an input voltage greater than 2.0V and logic "0" is defined as an input voltage less than 0.8V.

Unipolar coding is straight binary, where all zeroes (000_H) on the data inputs yields a zero analog output and all ones (FFF_H) yields an analog output 1LSB below full scale.

Bipolar coding is offset binary, where an input code of 000_H yields a minus full-scale output, an input of FFF_H yields an output 1LSB below positive full scale, and zero occurs for an input code with only the MSB on (800_H).

The AD667 can be used with two's complement input coding if an inverter is used on the MSB (DB11).

DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 1.4 volts and does not vary with supply voltage. The input lines can thus interface with any type of 5 volt logic. The configuration of the input circuit is shown in Figure 6.




Figure 6. Equivalent Digital Input Circuit

The AD667 data and control inputs will float to a logic 0 if left open. It is recommended that any unused inputs be connected to power ground to improve noise immunity.

Fanout for the AD667 is 100 when used with a standard low power Schottky gate output device.

8-BIT MICROPROCESSOR INTERFACE

The AD667 interfaces easily to 8-bit microprocessor systems of all types. The control logic makes possible the use of right- or left-justified data formats.

Whenever a 12-bit DAC is loaded from an 8-bit bus, two bytes are required. If the program considers the data to be a 12-bit binary fraction (between 0 and 4095/4096), the data is left-justified, with the eight most significant bits in one byte and the remaining bits in the upper half of another byte. Right-justified data calls for the eight least significant bits to occupy one byte, with the 4 most significant bits residing in the lower half of another byte, simplifying integer arithmetic.




Figure 7. 12-Bit Data Formats for 8-Bit Systems

Figure 8 shows an addressing scheme for use with an AD667 set up for left-justified data in an 8-bit system. The base address is decoded from the high-order address bits and the resultant active-low signal is applied to \overline{CS} . The two LSBs of the address bus are connected as shown to the AD667 address inputs. The latches now reside in two consecutive locations, with location X01 loading the four LSBs and location X10 loading the eight MSBs and updating the output.




Figure 8. Left-Justified 8-Bit Bus Interface

Right-justified data can be similarly accommodated. The overlapping of data lines is reversed, and the address connections are slightly different. The AD667 still occupies two adjacent locations in the processor's memory map. In the circuit of Figure 9, location X01 loads the 8LSBs and location X10 loads the 4MSBs and updates the output.




Figure 9. Right-Justified 8-Bit Bus Interface

USING THE AD667 WITH 12- AND 16-BIT BUSES

The AD667 is easily interfaced to 12- and 16-bit data buses. In this operation, all four address lines (A0 through A3) are tied low, and the latch is enabled by \overline{CS} going low. The AD667 thus occupies a single memory location.

This configuration uses the first and second rank registers simultaneously. The \overline{CS} input can be driven from an active-low decoded address. It should be noted that any data bus activity during the period when \overline{CS} is low will cause activity at the AD667 output. If data is not guaranteed stable during this period, the second rank register can be used to provide double buffering.




Figure 10. Connections for 12- and 16-Bit Bus Interface

AD668

FEATURES

**Ultrahigh Speed: Current Settling to 1LSB in 50ns
for Full-Scale Digital Step**

15MHz Reference Bandwidth

Monotonicity Guaranteed Over Temperature

10.24mA Full-Scale Output Suitable for Video


Applications

Integral and Differential Linearity Guaranteed Over Temperature

10-120% Ratiometric Capability on Reference Input

0.3" "Skinny DIP" Packaging

AD668 FUNCTIONAL BLOCK DIAGRAM



2

PRODUCT DESCRIPTION

The AD668 is an ultrahigh-speed, 12-bit digital-to-analog converter (DAC) settling to 0.025% in 50ns. The monolithic device is fabricated using Analog Devices' Complementary Bipolar (CB) Process. This is a proprietary process featuring high-speed NPN and PNP devices on the same chip without the use of dielectric isolation or multichip hybrid techniques. The high speed of the AD668 is maintained by keeping impedance levels low enough to minimize the effects of parasitic circuit capacitances.

This device features a high bandwidth precision reference channel which allows the user to generate a DAC output with exceptionally low drift, or, alternatively, drive the reference with a high-speed signal to modulate the DAC output. On-chip resistors have been sized to provide the user with a variety of reference full-scale outputs.

The DAC consists of 16 current sources configured to deliver a 10.24mA full-scale current. Multiple matched current sources and thin-film ladder techniques are combined to produce bit weighting. The DAC's output is a 10.24mA full scale (FS) for current output applications or a 1.024V FS unbuffered voltage output. Bipolar ranges can be achieved by pin strapping.

Laser wafer trimming insures full 12-bit linearity. All grades of the AD668 are guaranteed monotonic over their full operating temperature range. In addition, the output resistance of the DAC is trimmed to $100\Omega \pm 1.0\%$.

PRODUCT HIGHLIGHTS

1. The ultrafast settling time of the AD668 allows leading edge performance in waveform generation, graphics display and high-speed A/D conversion applications.
2. High bandwidth reference channel allows high-speed digital modulation of an analog signal or analog modulation of a digital signal.
3. Pin strapping provides a variety of voltage and current output ranges, as well as reference input ranges, making the AD668 readily adaptable to a variety of applications.
4. High accuracy of the reference input channel may be combined with one of Analog's precision references to generate a high-speed DAC with less than 10ppm drift specs.
5. The digital inputs are compatible with TTL and +5V CMOS logic families.
6. Skinny DIP (0.3") packaging minimizes board space requirements and eases layout considerations.

SPECIFICATIONS

(@ $T_A = +25^\circ\text{C}$, $V_{CC} = +15\text{V}$, $V_{EE} = -15\text{V}$, unless otherwise noted)

Model	AD668J			AD668K			AD668S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	12			12			12			Bits
LSB WEIGHT (At Nominal FS)										
Current	2.5			*			*			μA
Voltage (Current into R_L)	250			*			*			μV
ACCURACY ¹										
Linearity	-1/2	+1/2		-1/4	+1/4		-1/2	+1/2		LSB
Differential Nonlinearity	-1	+1		-1/2	+1/2		-1	+1		LSB
Monotonicity	GUARANTEED OVER RATED SPECIFICATION TEMPERATURE RANGE									
Unipolar Offset	-0.5	+0.5		*	*		*	*		% of FSR
Bipolar Offset	-1.0	+1.0		*	*		*	*		% of FSR
Bipolar Zero	-0.5	+0.5		*	*		*	*		% of FSR
Gain Error	TBD	TBD		*	*		*	*		% of FSR
TEMPERATURE COEFFICIENTS ²										
Unipolar Offset	TBD	± 5	TBD	*	*	*	*	*	*	ppm of FSR/ $^\circ\text{C}$
Bipolar Offset	TBD	± 5	TBD	*	*	*	*	*	*	ppm of FSR/ $^\circ\text{C}$
Bipolar Zero	TBD	± 5	TBD	*	*	*	*	*	*	ppm of FSR/ $^\circ\text{C}$
Gain Drift	TBD	± 10	TBD	*	*	*	*	*	*	ppm of FSR/ $^\circ\text{C}$
Gain Drift (I_{OUT})	TBD	± 100	TBD	*	*	*	*	*	*	ppm of FSR/ $^\circ\text{C}$
DNL AT $V_{REF} =$										
10%	TBD			*			*			LSB
50%	TBD			*			*			LSB
120%	TBD			*			*			LSB
REFERENCE INPUT										
Input Resistance										
5.0V Range	5			5			5			k Ω
1.25V Range	5			5			5			k Ω
1.0V Range	1			1			1			M Ω
Reference Range	10	100	120	10	100	120	10	100	120	% of nominal
REFERENCE RANGE				10-120						% of nominal reference
DATA INPUTS										
Logic Levels (T_{min} to T_{max})										
V_{IH}	2.0		7.0	*	*		*	*		V
V_{IL}	0.0		0.8	*	*		*	*		V
Logic Currents (T_{min} to T_{max})										
I_{IH}	-1.0		+1.0	*	*		*	*		μA
I_{IL}	+0.5		+80	*	*		*	*		μA
V_{TH} Pin Voltage	1.4			*			*			V
CODING				BINARY, OFFSET BINARY						
CURRENT OUTPUT RANGES				0 to 10.24, ± 5.12						mA
VOLTAGE OUTPUT RANGES				0 to 1.024, ± 0.512						V
OUTPUT COMPLIANCE	-2		+1.2	*	*		*	*		V
OUTPUT RESISTANCE										
Exclusive of R_L	160	200	240	*	*	*	*	*	*	Ω
Inclusive of R_L	99	100	101	*	*	*	*	*	*	Ω
SETTLING TIME										
Current to $\pm 0.025\%$	50			*			*			ns to 0.025% of FSR
Voltage										
100 Ω (Internal R_L) ³ , 1.024V p-p,	75			*			*			ns to 0.025% of FSR
to 0.025%	60			*			*			ns to 0.1% of FSR
to 0.1%	25			*			*			ns to 1% of FSR
to 1%	TBD			*			*			pV-sec
Glitch Impulse ⁴	TBD			*			*			
ANALOG SETTTLING TIME (FS STEP)										
to $\pm 0.1\%$ of FS	90			*			*			ns
to $\pm 1\%$ of FS	60			*			*			ns
OVERVOLTAGE RECOVERY TIME	TBD			*			*			ns


Model	AD668J			AD668K			AD668S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
UNDERVOLTAGE RECOVERY TIME	80			*			*			ns
ANALOG BANDWIDTH	15			*			*			MHz
POWER REQUIREMENTS										
+ 13.5V to + 16.5V	27 32			*			*			mA
- 13.5V to - 16.5V	7 8			*			*			-mA
Power Dissipation	525 625			*			*			mW
PSRR	0.05			*			*			%FSR/V
TEMPERATURE RANGE										
Rated Specification ²	0 70			0 70			-55 +125			°C
Storage	-65 +150			*			*			°C
PACKAGE OPTION ⁵										
Cerdip (Q-24)	AD668JQ			AD668KQ			AD668SQ			

NOTES

- *Same as AD668J.
- ¹Measured in I_{OUT} mode. Specified @ nominal full-scale reference.
- ²Measured in V_{OUT} mode, unless otherwise specified.
- ³Total Resistance. Refer to Figure 3.
- ⁴At the major carry, driven by HCMOS logic.
- ⁵See Section 13 for package outline information.

Specifications shown in boldface are tested on all production units at final electrical test. Specifications subject to change without notice.

AD668 PIN CONFIGURATION



Bipolar Mode

$$I_{OUT} = \frac{V_{IN}}{V_{NOM}} \times \frac{DAC \text{ code}}{4096} \times 10.24mA - \frac{V_{IN}}{V_{NOM}} \times 5.12mA$$

In voltage output mode:

$$V_{OUT} = I_{OUT} \times R_{LOAD}$$

(for both unipolar and bipolar modes).

Where:

- V_{IN} is defined as the reference input voltage.
- V_{NOM} is the nominal full scale of the reference voltage, 1V, 1.25V, or 5V, determined by the wiring configuration of Pins 21 and 22 (see Figures 1-3).

DAC Code is defined as the numerical representation of the DAC inputs, a number between 0 and 4095.

R_{LOAD} is the impedance on the DAC output node; the maximum this can be is 200Ω (the DAC ladder resistance). The on-board load resistor (Pin 19) has been trimmed so that its parallel combination with the DAC ladder resistance is 100Ω (± 1%).

Bipolar mode is achieved by connecting Pin 16 to the DAC output. In the unipolar mode Pin 16 should be grounded.

Operating Limits

$$0.1 < \frac{V_{IN}}{V_{NOM}} < 1.2 :$$

0 < V_{IN}/V_{NOM} < 0.1 constitutes an undervoltage condition and is subject to the specified recovery time. If 1.2 < V_{IN}/V_{NOM}, an overvoltage condition is created. This can saturate the DAC transistors, resulting in decreased response time and can, over extended time, damage the part through excessive power dissipation.

- The 3dB bandwidth of the V_{IN} channel is 15 MHz.
- V_{OUT} is limited by the specified output compliance: -2V to +1.2V.

Theory of Operation

The AD668 is designed to combine excellent performance with maximum flexibility, providing a monolithic solution for many problems that previously required the use of several hybrids. The functional block diagram and descriptions below are sufficiently detailed to allow the user to configure the AD668 to suit his specific application.

DAC Transfer Function

The AD668 may be used either in a current-output mode (with the DAC output connected to a virtual ground) or a voltage-output mode.

In current output mode:

Unipolar Mode

$$I_{OUT} = \frac{V_{IN}}{V_{NOM}} \times \frac{DAC \text{ code}}{4096} \times 10.24mA$$

Connecting the AD668

UNBUFFERED VOLTAGE OUTPUT

Unipolar Configuration

Figure 1 shows the AD668 configured to provide a unipolar 0 to +1.024V output range. In this mode, the bipolar offset terminal, Pin 21, should be grounded if not used for offset trimming.

The nominal output impedance of the AD668 with Pin 19 grounded has been trimmed to 100Ω , $\pm 1\%$. Other output impedances can be generated with an external resistor, R_{EXT} , between Pins 19 and 20. An R_{EXT} equalling 300Ω will yield a total output resistance of 75Ω , while an R_{EXT} of 100Ω will provide 50Ω of output resistance. Note that since the full-scale output current of the DAC remains 10.24mA , changing the load impedance changes the unbuffered output voltage accordingly. In the configurations shown, Figures 1 and 2, the input impedance of the reference channel is roughly $5\text{k}\Omega$.




Figure 1. 5V IN / 1V Unipolar Output

Bipolar Configuration

Figure 2 shows the connection scheme used to provide a bipolar output voltage range of 1.024V. The bipolar offset (-0.512V) occurs when all bits are OFF ($00 \dots 00$), bipolar zero (0V)




Figure 2. 1.25V IN / $\pm 500\text{mV}$ Bipolar Output

occurs when the MSB is ON with all other bits OFF ($10 \dots 00$), and full-scale minus 1LSB (0.51175V) is generated when all bits are ON ($11 \dots 11$). Figure 3 shows an optional bipolar mode with a 2.048V range. The scale factor in this mode will not be as accurate as the configuration shown in Figure 2, because the laser-trimmed resistor R_L is not used.

As Figure 3 illustrates, the reference pins may be tied together to form a high impedance, 1V reference input.





Figure 3. 1V IN / $\pm 500\text{mV}$ Bipolar Output

FEATURES

Complete 12-Bit D/A Function
On-Chip Output Amplifier
High Stability Buried Zener Reference
Fast 40ns Write Pulse
0.3" Skinny DIP Package
Single Chip Construction
Monotonicity Guaranteed Over Temperature
Settling Time: 3 μ s max to 1/2LSB
Guaranteed for Operation with $\pm 12V$ or $\pm 15V$ Supplies
TTL/5V CMOS Compatible Logic Inputs

AD767 FUNCTIONAL BLOCK DIAGRAM



2

PRODUCT DESCRIPTION

The AD767 is a complete voltage output 12-bit digital-to-analog converter including a high stability buried Zener reference and input latch on a single chip. The converter uses 12 precision high-speed bipolar current steering switches and a laser-trimmed thin-film resistor network to provide high accuracy.

Microprocessor compatibility is achieved by the on-chip latch. The design of the input latch allows direct interface to 12-bit buses. The latch responds to strobe pulses as short as 40ns, allowing use with the fastest available microprocessors.

The functional completeness and high performance of the AD767 result from a combination of advanced switch design, high-speed bipolar manufacturing process, and the proven laser wafer-trimming (LWT) technology.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim the absolute value of the reference as well as its temperature coefficient. The AD767 is thus well suited for wide temperature range performance with $\pm 1/2$ LSB maximum linearity error and guaranteed monotonicity over the full temperature range. Typical full-scale gain T.C. is 5ppm/ $^{\circ}$ C.

PRODUCT HIGHLIGHTS

1. The AD767 is a complete voltage output DAC with voltage reference and digital latches on a single IC chip.
2. The input latch responds to write pulse widths as short as 40ns assuring direct interface with the industry's fastest microprocessors.
3. The internal buried Zener reference is laser-trimmed to 10.00 volts with a $\pm 1\%$ maximum error. The reference voltage is also available for external application.
4. The gain setting and bipolar offset resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser trimmed for minimum full-scale and bipolar offset errors.
5. The precision high-speed current steering switches and on-board high-speed output amplifier settle within 1/2LSB for a 10V full-scale transition in 3.0 μ s when properly compensated.

*Covered by Patent Numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486; and others pending.

SPECIFICATIONS

Model	AD767J/A/S ¹			AD767K/B			AD767A ² Chips			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DIGITAL INPUTS										
Resolution			12			12			12	Bits
Logic Levels (TTL Compatible, $T_{min} - T_{max}$) ³										
V_{IH} (Logic "1")	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	V
V_{IL} (Logic "0") J, K, A, B	0		+0.8	0		+0.8	0		+0.8	V
V_{IL} (Logic "0") S	0		+0.7							V
I_{IH} ($V_{IH} = 5.5V$)		3	10		3	10		3	10	μA
I_{IL} ($V_{IL} = 0.8V$)		1	5		1	5		1	5	μA
TRANSFER CHARACTERISTICS										
ACCURACY										
Linearity Error @ +25°C		$\pm 1/2$	± 1		$\pm 1/8$	$\pm 1/2$		$\pm 1/2$	± 1	LSB
$T_A = T_{min}$ to T_{max}		$\pm 1/2$	± 1		$\pm 1/4$	$\pm 1/2$		$\pm 1/2$	± 1	LSB
Differential Linearity Error @ +25°C		$\pm 1/2$	± 1		$\pm 1/4$	± 1		$\pm 1/2$	± 1	LSB
$T_A = T_{min}$ to T_{max}		Monotonicity Guaranteed			Monotonicity Guaranteed			Monotonicity Guaranteed		LSB
Gain Error ⁴		± 0.1	± 0.2		± 0.1	± 0.2		± 0.1	± 0.2	% of FSR ⁵
Unipolar Offset Error ⁴		± 1	± 2		± 1	± 2		± 1	± 2	LSB
Bipolar Zero Error ⁴		± 0.05	± 0.1		± 0.05	± 0.1		± 0.05	± 0.1	% of FSR
DRIFT										
Gain $T_A = 25^\circ C$ to T_{min} or T_{max}		± 5	± 30		± 5	± 15		± 5	± 30	ppm of FSR/ $^\circ C$
Unipolar Offset $T_A = 25^\circ C$ to T_{min} or T_{max}		± 1	± 3		± 1	± 3		± 1	± 3	ppm of FSR/ $^\circ C$
Bipolar Zero $T_A = 25^\circ C$ to T_{min} or T_{max}		± 5	± 10		± 5	± 10		± 5	± 10	ppm of FSR/ $^\circ C$
CONVERSION SPEED										
Settling Time to $\pm 0.01\%$ of FSR for FSR change (2k Ω 500pF load)										
with 10k Ω Feedback		3	4		3	4		3	4	μs
with 5k Ω Feedback		2	3		2	3		2	3	μs
For LSB Change		1			1			1		μs
Slew Rate	10			10			10			V/ μs
ANALOG OUTPUT										
Ranges ⁶		$\pm 2.5, \pm 5, \pm 10,$ $+5, +10$		$\pm 2.5, \pm 5, \pm 10,$ $+5, +10$			$\pm 2.5, \pm 5, \pm 10,$ $+5, +10$			V
Output Current	± 5			± 5			± 5			mA
Output Impedance (dc)		0.05		0.05			0.05			Ω
Short-Circuit Current			40			40			40	mA
REFERENCE OUTPUT										
External Current	9.90	10.00	10.10	9.90	10.00	10.10	9.90	10.00	10.10	V
	0.1	1.0		0.1	1.0		0.1	1.0		mA
POWER SUPPLY SENSITIVITY										
$V_{CC} = +11.4$ to $+16.5V$ dc		5	10		5	10		5	10	ppm of FS/%
$V_{EE} = -11.4$ to $-16.5V$ dc		5	10		5	10		5	10	ppm of FS/%
POWER SUPPLY REQUIREMENTS										
Rated Voltages		$\pm 12, \pm 15$		$\pm 12, \pm 15$			$\pm 12, \pm 15$			V
Range ⁶		± 11.4	± 16.5	± 11.4		± 16.5	± 11.4		± 16.5	V
Supply Current										
+11.4 to +16.5V dc		9	13	9	13		9	13		mA
-11.4 to -16.5V dc		18	23	18	23		18	23		mA
Total Power Consumption		400	600	400	600		400	600		mW
TEMPERATURE RANGE										
J/K	0		+70	0		+70				$^\circ C$
A/B	-25		+85	-25		+85	-25		+85	$^\circ C$
S	-55		+125	-55		+125				$^\circ C$
Operating	-55		+125	-55		+125				$^\circ C$
Storage (All Grades)	-65		+125	-65		+125	-65		+125	$^\circ C$

NOTES

¹AD767 "S" specifications shown for information only. Consult Analog Devices Military Databook or contact factory for a controlled specification sheet.

²AD767A Chips specifications are tested at +25°C and, when in boldface, at +85°C. They are typical at -25°C.

³The digital input specifications are 100% tested at +25°C, and guaranteed but not tested over the full temperature range.

⁴Adjustable to zero.

⁵FSR means "Full-Scale Range" and is 20V for $\pm 10V$ range and 10V for the $\pm 5V$ range.

⁶A minimum power supply of $\pm 12.5V$ is required for a $\pm 10V$ full-scale output and $\pm 11.4V$ is required for all other voltage ranges.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test (except per Notes 1 and 2). Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.


ABSOLUTE MAXIMUM RATINGS*

V_{CC} to Power Ground	0V to +18V
V_{EE} to Power Ground	0V to -18V
Digital Inputs (Pins 11, 13-24)	
to Power Ground	-1.0V to +7.0V
Ref In to Reference Ground	$\pm 12V$
Bipolar Offset to Reference Ground	$\pm 12V$
10V Span R to Reference Ground	$\pm 12V$
20V Span R to Reference Ground	$\pm 24V$
Ref Out, V_{OUT} (Pins 6, 9)	Indefinite short to power ground
	Momentary Short to V_{CC}
Power Dissipation	1000mW

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TIMING SPECIFICATIONS

(All Models, $T_A = 25^\circ C$, $V_{CC} = +12V$ or $+15V$,
 $V_{EE} = -12V$ or $-15V$)



Symbol	Parameter	Min	Typ	Max
t_{DS}	Data Valid to End of \overline{CS}	40	-	-
	(-25°C to +85°C)	60	-	-
	(-55°C to +125°C)	90	-	-
t_{DH}	Data Hold Time	10	-	-
	(-25°C to +85°C)	10	-	-
	(-55°C to +125°C)	20	-	-
t_{CS}	\overline{CS} Pulse Width	40	-	-
	(-25°C to +85°C)	60	-	-
	(-55°C to +125°C)	90	-	-
t_{SETT}	Output Voltage Settling Time*	-	2	4
				μs


* t_{SETT} is measured referenced to the leading edge of t_{CS} . If $t_{CS} > t_{DS}$, then t_{SETT} is measured referenced to the beginning of Data Valid.

AD767 ORDERING GUIDE

Model	Package Options*	Temperature Range °C	Linearity Error Max $T_{min} - T_{max}$	Gain T. C. Max ppm/°C
AD767JN	Plastic DIP (N-24)	0 to +70	$\pm 1LSB$	30
AD767KN	Plastic DIP (N-24)	0 to +70	$\pm 1/2LSB$	15
AD767AD	Ceramic DIP (D-24A)	-25 to +85	$\pm 1LSB$	30
AD767BD	Ceramic DIP (D-24A)	-25 to +85	$\pm 1/2LSB$	15
AD767SD/ 883B	Ceramic DIP (D-24A)	-55 to +125	$\pm 1LSB$	30
AD767A Chips	N/A	-25 to +85	$\pm 1LSB$	30

*See Section 13 for package outline information.

PIN CONFIGURATION



Analog Circuit Details

THE AD767 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. This is also referred to as relative accuracy. The AD767 is laser trimmed to typically maintain linearity errors at less than $\pm 1/8$ LSB for the K and B versions and $\pm 1/2$ LSB for the J, A and S versions. Linearity over temperature is also held to $\pm 1/2$ LSB (K/B) or ± 1 LSB (J/A/S).

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD767 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at $+25^{\circ}\text{C}$ as well as over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full-scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output (1LSB = $10\text{V} \times 1/4096 = 2.44\text{mV}$). In actual use, however, a 1LSB change in the input code results in a change of only 0.61mV (1/4LSB) in analog output, the differential nonlinearity error would be -1.83mV , or $-3/4$ LSB.

GAIN ERROR: DAC gain error is a measure of the difference between an ideal DAC and the actual device's output span. All grades of the AD767 have a maximum gain error of 0.2% FS. However, if this is not sufficient, the error can easily be adjusted to zero (see Figures 2 and 3).

UNIPOLAR OFFSET ERROR: Unipolar offset error is a combination of the offset errors of the voltage-mode DAC and the output amplifier and is measured when the AD767 is configured for unipolar outputs. It is present for all codes and is measured with all "0s" in the DAC latches. This is easily adjustable to zero when required.

BIPOLAR ZERO ERROR: Bipolar zero errors result from errors produced by the DAC and output amplifier when the AD767 is configured for bipolar output. Again, as with unipolar offset and gain errors, this is easily adjusted to zero when required.

ANALOG CIRCUIT CONNECTIONS

Internal scaling resistors provided in the AD767 may be connected to produce bipolar output voltage ranges of ± 10 , ± 5 or $\pm 2.5\text{V}$ or unipolar output voltage ranges of 0 to $+5\text{V}$ or 0 to $+10\text{V}$.

Gain and offset drift are minimized in the AD767 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table I.




Figure 1. Output Amplifier Voltage Range Scaling Circuit

UNIPOLAR CONFIGURATION (Figure 2)

This configuration will provide a unipolar 0 to $+10$ volt output range. In this mode, the bipolar offset terminal, Pin 4, should be grounded if not used for trimming.

STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, and Pin 4 should be connected to Pin 5.

STEP II . . . GAIN ADJUST

Turn all bits ON and adjust 100Ω gain trimmer R2 until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.)




Figure 2. 0 to $+10\text{V}$ Unipolar Voltage Output

Output Range	Digital Input Codes	Connect Pin 9 to	Connect Pin 1 to	Connect Pin 2 to	Connect Pin 4 to
$\pm 10\text{V}$	Offset Binary	1	9	NC	6 (through 50Ω fixed or 100Ω trim resistor)
$\pm 5\text{V}$	Offset Binary	1 and 2	2 and 9	1 and 9	6 (through 50Ω fixed or 100Ω trim resistor)
$\pm 2.5\text{V}$	Offset Binary	2	3	9	6 (through 50Ω fixed or 100Ω trim resistor)
0 to $+10\text{V}$	Straight Binary	1 and 2	2 and 9	1 and 9	5 (or optional trim - See Figure 2)
0 to $+5\text{V}$	Straight Binary	2	3	9	5 (or optional trim - See Figure 2)

Table I. Output Voltage Range Connections

BIPOLAR CONFIGURATION (Figure 3)

This configuration will provide a bipolar output voltage from -5.000 to $+4.9976$ volts, with positive full scale occurring with all bits ON (all 1s).

STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust 100Ω trimmer R1 to give -5.000 volts output.

STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust 100Ω gain trimmer R2 to give a reading of $+4.9976$ volts.

STEP III . . . BIPOLAR ZERO ADJUST (Optional)

In applications where an accurate zero output is required, set the MSB ON, all other bits OFF, and readjust R1 for zero volts output.




Figure 3. $\pm 5V$ Bipolar Voltage Output

INTERNAL/EXTERNAL REFERENCE USE

The AD767 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high-speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the AD767 is specified with the internal reference driving the DAC since all trimming and testing (especially for full-scale error and bipolar offset) is done in this configuration.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5mA to Ref In and 1.0mA to Bipolar Offset). A minimum of 0.1mA is available for driving external loads.

The AD767 reference output should be buffered with an external op amp if it is required to supply more than 0.1mA output current. The reference is typically trimmed to $\pm 0.2\%$, then tested and guaranteed to $\pm 1.0\%$ max error. The temperature coefficient is comparable to that of the full-scale TC for a particular grade.

If an external reference is used (10.000V , for example), additional trim range must be provided, since the internal reference has a tolerance of $\pm 1\%$, and the AD767 full-scale and bipolar offset are both trimmed with the internal reference. The gain and offset trim resistors give about $\pm 0.25\%$ adjustment range, which is sufficient for the AD767 when used with the internal reference.

It is also possible to use external references other than 10 volts. The recommended range of reference voltage is from $+8$ to $+10.5$ volts, which allows both 8.192V and 10.24V ranges to be used. The AD767 is optimized for fixed-reference applications. If the reference voltage is expected to vary over a wide range in a particular application, a CMOS multiplying DAC is a better choice.

Reduced values of reference voltage will also permit the ± 12 volt $\pm 5\%$ power supply requirement to be relaxed to ± 12 volts $\pm 10\%$.

It is not recommended that the AD767 be used with external feedback resistors to modify the scale factor. The internal resistors are trimmed to ratio-match and temperature-track the other resistors on the chip, even though their absolute tolerances are $\pm 20\%$, and absolute temperature coefficients are approximately $-50\text{ppm}/^\circ\text{C}$. If external resistors are used, a wide trim range ($\pm 20\%$) will be needed and temperature drift will be increased to reflect the mismatch between the temperature coefficients of the internal and external resistors.

Small resistors may be added to the feedback resistors in order to accomplish small modifications in the scaling. For example, if a 10.24V full scale is desired, a 140Ω 1% low-TC metal-film resistor can be added in series with the internal (nominal) 5k feedback resistor, and the gain trim potentiometer (between Pins 6 and 7) should be increased to 200Ω . In the bipolar mode, increase the value of the bipolar offset trim potentiometer also to 200Ω .




Figure 4. Using the AD767 with the AD588 High Precision Reference

USING THE AD767 WITH THE AD588 HIGH PRECISION VOLTAGE REFERENCE

The AD767 is specified for gain drift from 15ppm/°C to 30ppm/°C (depending on grade) using its internal 10 volt reference. Since the internal reference contributes the majority of this drift, an external high-precision voltage reference will greatly improve performance over temperature. As shown in Figure 4, the 10 volt output from the AD588 is used as the reference. With a 1.5ppm/°C output voltage drift the AD588 contributes less than 1/2LSB gain drift when used with the AD767 over the industrial temperature range. Using this combination may result in apparent increases in full-scale error due to the differences between the internal reference by which the device is laser trimmed and the external reference with which the device is actually applied. The AD767 internal reference is specified to be 10 volts \pm 100mV whereas the AD588 is specified as 10 volts \pm 1mV. This may result in up to 101mV of apparent full-scale error beyond the \pm 25mV specified AD767 gain error. The 500 Ω potentiometer in series with the reference input allows adequate trim range to null this error.

GROUNDING RULES

The AD767 brings out separate analog and power grounds to allow optimum connections for low noise and high-speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths.

The analog ground at Pin 5 is the ground point for the output amplifier and is thus the "high quality" ground for the AD767; it should be connected directly to the analog reference point of the system. The power ground at Pin 12 can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200mV, this noise may feed through the converter, thus some caution will be required in applying these grounds.

It is also important to apply decoupling capacitors properly on the power supplies for the AD767. The correct method for decoupling is to connect a capacitor from each power supply pin of the AD767 to the analog ground pin of the AD767. Any load driven by the output amplifier should also be referred to the analog ground pin.

OPTIMIZING SETTling TIME

The dynamic performance of the AD767's output amplifier can be optimized by adding a small (20pF) capacitor across the feedback resistor. Figure 5 shows the improvement in both large-signal and small-signal settling for the 10V range. In Figure 5a, the top trace shows the data inputs (DB11-DB0 tied together), the second trace shows the CS pulse, and the lower two traces show the analog outputs for $C_F = 0$ and 20pF respectively.




Figure 5a. Large Scale Settling

Figures 5b and 5c show the settling time for the transition from all bits on to all bits off. Note that the settling time to \pm 1/2LSB for the 10V step is improved from 2.4 microseconds to 1.6 microseconds by the addition of the 20pF capacitor.




Figure 5b. Fine-Scale Settling, $C_F = 0pF$




Figure 5c. Fine-Scale Settling, $C_F = 20pF$

Figures 5d and 5e show the settling time for the transition from all bits off to all bits on. The improvement in settling time gained by adding $C_C = 20pF$ is similar.




Figure 5d. Fine-Scale Settling, $C_F = 0pF$




Figure 5e. Fine-Scale Settling, $C_F = 20pF$

DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 1.4 volts and does not change with supply voltage. Thus the AD767 digital interface may be driven with any of the popular types of 5 volt logic.

A good engineering practice is to connect unused inputs to power ground to improve noise immunity. Unconnected data and control inputs will float to logic 0 if left open.

The low digital input current of the AD767 eliminates the need for buffer/drivers required by many monolithic converters using bipolar technology. A single low-power Schottky gate, for example, will drive several AD767's when connected to a common bus.

INPUT CODING

The AD767 uses positive-true binary input coding. Logic "1" is represented by an input voltage greater than 2.0V, and logic "0" is defined as an input voltage less than 0.8V.

Unipolar coding is straight binary, where all zeroes (000_H) on the data inputs yields a zero analog output and all ones (FFF_H) yields an analog output 1LSB below full scale.

Bipolar coding is offset binary, where an input code of 000_H yields a minus full-scale output, an input of FFF_H yields an output 1LSB below positive full scale, and zero occurs for an input code with only the MSB on (800_H).

The AD767 can be used with two's complement input coding if an inverter is used on the MSB (DB11).

MICROPROCESSOR INTERFACE

The AD767, with its 40ns minimum \overline{CS} pulse width, may be easily interfaced to any of today's high-speed microprocessors. The 12-bit single buffered input register will accept 12-bit parallel data from processors such as the 68000, 8086, TMS320 series, and the Analog Devices ADSP-2100. Several illustrative examples follow.

68000 - AD767 INTERFACE

Figure 6 illustrates the AD767 interface to a 68000 microprocessor. An active low decoded address is OR'ed with the processor's R/\overline{W} signal to provide \overline{CS} and latch data into the AD767. Later in the bus cycle the processor issues the upper (\overline{UDS}) and lower (\overline{LDS}) data strobes which are gated with the decoded address to provide \overline{DTACK} and terminate the bus cycle. As shown, this interface will support a 12.5MHz 68000 system.




Figure 6. 68000 - AD767 Interface

8086 - AD767 INTERFACE

Interfacing the AD767 to the 8086 16-bit microprocessor requires a minimal amount of external components. A 10MHz 8086, for example, generates a 165ns low write pulse which may be gated with a decoded address to provide \overline{CS} for the AD767. As \overline{WR} returns high valid data is latched into the DAC. See Figure 7.




Figure 7. 8086 - AD767 Interface

TMS32010 - AD767 INTERFACE

The high-speed digital interface of the AD767 facilitates its use with the TMS32010 microprocessor at speeds up to 20MHz. In the three multiplexed LSBs of the address bus, PA2 - PA0 are decoded as a port address and OR'ed with the low write enable to generate \overline{CS} for the DAC. A simple OUT xx,y instruction will output the data word stored in memory location xx to any one of eight port locations y.




Figure 8. TMS32010 - AD767 Interface

TMS32020 – AD767 INTERFACE

Interfacing the AD767 to the TMS32020 microprocessor is easily achieved by using the TMS32020 I/O port capability. The \overline{IS} signal distinguishes the I/O address space from the local program/data memory space and is used to enable a 74LS138 decoder. The decoded port address is then gated with the $\overline{R/W}$ and \overline{STRB} signals to provide the AD767 \overline{CS} .




Figure 9. TMS32020 – AD767 Interface

ADSP-2100 – AD767 INTERFACE

The ADSP-2100 single chip DSP processor may be interfaced to the AD767 as shown in Figure 10. With a clock frequency of 32MHz, and instruction execution in a single 125ns cycle, the processor will support the AD767 interface with a single wait state.




Figure 10. ADSP-2100 – AD767 Interface

At the beginning of the data memory access cycle the processor provides a 14-bit address on the DMA bus. The \overline{DMS} signal is then asserted enabling a LOW address decode. Valid data is now placed on the data bus and \overline{DMWR} is issued. \overline{DMWR} is OR'ed with the LOW address decode to generate the AD767 \overline{CS} .

The LOW decoded address is also gated with the \overline{Q} output of a D flip-flop to hold DMACK (Data Memory Acknowledge) LOW. This forces the processor into a wait state and extends the AD767 \overline{CS} by 1 clock cycle. The rising edge of CLKOUT latches \overline{Q} HIGH bringing DMACK HIGH. The cycle is now complete.

TMS320C25 – AD767 INTERFACE

Figure 11 illustrates the AD767 interface to a TMS320C25 digital signal processor. Due to the high-speed capability of the processor (40MHz), a single wait state is required and is easily generated using MSC. A 20MHz TMS320C25 however, does not require wait states and should be interfaced using the circuit shown in Figure 9.




Figure 11. TMS320C25 – AD767 Interface

FEATURES

18-Bit Resolution

Low Nonlinearity

Differential: $\pm 1/2\text{LSB}$ max

Integral: $\pm 1/2\text{LSB}$ max

High Stability

Differential TC: $\pm 1/2\text{ppm}/^\circ\text{C}$ max

Integral TC: $\pm 1/2\text{ppm}/^\circ\text{C}$ max

Gain TC (with Reference): $\pm 4\text{ppm}/^\circ\text{C}$ max

Fast Settling

Full Scale: $40\mu\text{s}$ to $\pm 0.00019\%$

LSB: $6\mu\text{s}$ to $\pm 0.00019\%$

Small Hermetic 32-Lead Triple DIP Package

Low Cost

APPLICATIONS

Automatic Test Equipment

Scientific Instrumentation

Beam Positioners

Digital Audio

GENERAL DESCRIPTION

The AD1139 is the first DAC offering 18-bit resolution (1 part in 262,144) and true 18-bit accuracy in a component size hybrid package. A proprietary bit switching technique provides high accuracy, speed and stability without compromising small size or low cost.


The AD1139 is a complete DAC with precision internal reference, latched data inputs and a quality output voltage amplifier. The analog output voltage ranges are pin programmable to +5V, +10V, $\pm 5\text{V}$ and $\pm 10\text{V}$. Current output is also provided for use with external amplifiers. The internal precision -10V reference has a low $\pm 3\text{ppm}/^\circ\text{C}$ maximum temperature coefficient and is available for ratiometric applications.

The AD1139K is a true 18-bit accurate DAC with $\pm 1/2\text{LSB}$ maximum differential and integral nonlinearity. The differential and integral nonlinearity temperature stability is guaranteed at $\pm 1/2\text{ppm}/^\circ\text{C}$ maximum.

The AD1139 settles to within $\pm 1/2\text{LSB}$ at 18 bits ($\pm 0.00019\%$) in $40\mu\text{s}$ for a full-scale step (10V). The glitch energy is a low $400\text{mV} \times 500\text{ns}$ for a major carry, and wideband output noise is only $15\mu\text{V}$.

The AD1139 operates from $\pm 15\text{V}$ dc and +5V dc power supplies. Digital inputs are 5V CMOS compatible with binary input coding for unipolar output ranges and offset binary coding for bipolar ranges.

AD1139 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS


1. Eighteen-bit resolution with $\pm 1/2\text{LSB}$ maximum differential and integral nonlinearity in a hermetic 32-lead triple DIP package.
2. Complete DAC with internal reference, stable low-noise output amplifier, latched DAC inputs, reference output and internal application resistors for programmable output voltage ranges.
3. Temperature compensated internal precision reference with $\pm 0.1\%$ maximum initial accuracy and $\pm 3\text{ppm}/^\circ\text{C}$ maximum tempco.
4. Four pin programmable output voltage ranges (+5V, +10V, $\pm 5\text{V}$, $\pm 10\text{V}$) and current output available (-1mA , $\pm 0.5\text{mA}$).
5. The 18-bit parallel input latch assists in microprocessor interface.
6. Accurate measurements of the DAC's output are unusually simple since the AD1139 does *not* suffer from code dependent ground current errors.
7. True analog output remote sense capability.

SPECIFICATIONS (typical @ +25°C and rated supplies unless otherwise specified)

Model	AD1139J	AD1139K
RESOLUTION	18 Bits	*
ACCURACY		
Differential Nonlinearity	± 1LSB max (= ± 0.00038% max)	± 1/2LSB max (= ± 0.00019% max)
Integral Nonlinearity	± 1LSB max (= ± 0.00038% max)	± 1/2LSB max (= ± 0.00019% max)
Monotonicity (18 Bits)	Guaranteed	*
Initial Errors ¹		
Gain Error	± 0.01%	*
Offset Error	± 0.01%	*
Bipolar Offset Error	± 0.01%	*
STABILITY (ppm FSR²/°C)		
Differential Nonlinearity	± 1 max	± 0.5 typ, ± 1 max
Integral Nonlinearity	± 0.5 max	*
Gain (Including V _{REF})	± 4 max	*
Offset		*
Unipolar Mode	1 max	*
Bipolar Mode	1 max	*
STABILITY (Long Term, ppm FSR²/1000 hour)		
Differential Nonlinearity ³	± 0.5	*
Gain (Including V _{REF}) ³	± 15	*
Offset	± 1	*
Bipolar Offset	± 2	*
Reference Output Voltage	± 15	*
WARMUP TIME (MINIMUM)	15 minutes	*
REFERENCE VOLTAGE (V_{REF})		
Output Voltage (@ 5 mA max)	-10V (± 0.1% max)	*
Noise (BW = 0.1-10Hz)	20μV pk-pk	10μV pk-pk
Noise (BW = 100kHz)	50μV rms	*
Tempco	3ppm/°C max	*
DYNAMIC PERFORMANCE		
Settling Time to 1/2LSB (@ 18 Bits) ⁴		
Voltage		
Unipolar (10V Step)	40μs	*
Bipolar (20V Step)	60μs	*
Unipolar (LSB Step) ⁵	6μs	*
Bipolar (LSB Step) ⁵	8μs	*
Slew Rate	2V/μs	*
Current ⁶		
Full-Scale Step	10μs	*
LSB Step	6μs	*
Glitch Energy (Major Carry @ 20MHz Bandwidth 0-to-10V Range)	400mV (500ns Duration)	*
DIGITAL INPUTS (5V CMOS Compatible)		
V _{IL}	≤ 0.8V	*
V _{IH}	≥ 3.5V	*
Unipolar Code	Binary (BIN)	*
Bipolar Code	Offset Binary (OBN)	*
ANALOG OUTPUT		
Current ³	-1mA, ± 0.5mA	*
Voltage (Pin Programmable)	+5V, +10V, ±5V, ±10V	*
Noise (Includes V _{REF})		
BW = 0.1-10Hz (μV pk-pk)	2 × FSR	1 × FSR
BW = 100kHz (Unipolar)	15μV rms	*
BW = 100kHz (Bipolar)	60μV rms	*
VOLTAGE COMPLIANCE		
Source Resistance	± 10mV	*
Unipolar	3.3kΩ	*
Bipolar	2.85kΩ	*
Source Capacitance	10pF	*
POWER SUPPLY REQUIREMENTS		
+5V dc (± 5%)	100μA	*
±15V dc (± 5%)	+25mA, -30mA	*
POWER SUPPLY REJECTION		
(± 15V dc)		
Gain	± 2.5ppm/%	*
Offset	± 0.3ppm/%	*
Reference Output	± 2.5ppm/%	*
(+ 5V dc)		
Differential Nonlinearity	± 0.15ppm/%	*
TEMPERATURE RANGE		
Operating (Rated Performance)	0 to +70°C	*
Storage	-40°C to +85°C	*

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).




CAUTION: OBSERVE PROPER PLUG-IN POLARITY TO PREVENT DAMAGE TO CONVERTER

PIN DESIGNATIONS

PIN	DESCRIPTION	PIN	DESCRIPTION
1	SIGNAL GND	32	GAIN TRIM
2	BIPOLAR OFFSET	31	REF OUT
3	I _{OUT}	30	-15V
4	AMP IN	29	+15V
5	20V SPAN	28	+5V
6	10V SPAN	27	POWER GND
7	AMP OUT	26	WR
8	DB17 (MSB)	25	DB0 (LSB)
9	DB16	24	DB1
10	DB15	23	DB2
11	DB14	22	DB3
12	DB13	21	DB4
13	DB12	20	DB5
14	DB11	19	DB6
15	DB10	18	DB7
16	DB9	17	DB8

NOTES

- *Specifications same as AD1139J.
- ¹Initial Errors are adjustable to zero via external potentiometers (see Figure 1).
- ²FSR means Full-Scale Range.
- ³See Figure 7 for typical long-term linearity stability vs. temperature. Also, see the BURN-IN section on page 6 for caution against preconditioning by the user.
- ⁴Figure 9 provides typical LSB and full-scale settling time to within 1/2LSB at 12- to 18-bit resolutions.
- ⁵LSB settling time without the AMP IN (Pin 4) clamping diodes to ground (see Figure 1) is 15μs (unipolar) and 20μs (bipolar).
- ⁶Current Output Operation is structured for input to the summing junction of an amplifier. Rated performance is only guaranteed when the internal feedback resistor is used. Specifications subject to change without notice.



AD1139 Functional Block Diagram

ANALOG OUTPUT RANGE

The AD1139 is pin programmable to provide a variety of analog outputs, either current or voltage. A unipolar output current of 0 to -1mA is available at Pin 3 and can be offset by 0.5mA (connect Pin 2 to Pin 5) for a bipolar output of ±0.5mA. Output voltage ranges (+5V, +10V, +10V, ±5V and ±10V) are available at Pin 7 by connecting the current output (Pin 3) to the amplifier input (Pin 4) and the appropriate internal feedback resistors to the amplifier output (Pin 7) as shown in Figure 1.

OFFSET & GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero by potentiometers as shown in Figure 1. Proper offset and gain calibration requires great care and the use of extremely sensitive and accurate measurement instruments. These instruments should be capable of resolving to 1µV at plus full scale for the chosen output range and within 1µV of zero. The potentiometers selected should be good quality Cermet type. Multi-turn potentiometers with 20 turns and 100ppm/°C temperature coefficients will be adequate.


Procedure:

UNIPOLAR MODE


1. Apply a digital input of all "0s."
2. Adjust the offset potentiometer until a 0.000000V output is obtained.
3. Apply a digital input of all "1s."
4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).

BIPOLAR MODE

1. Apply a digital input of 100 000.
2. Adjust the offset potentiometer until a 0.000000V output is obtained.
3. Apply a digital input of all "1s."
4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).



NOTES
ALL RESISTORS ARE METAL FILM RIN5S OR EQUIVALENT.
ALL CAPACITORS ARE POLARIZED TANTALUM.



*ALL OTHER PIN CONNECTIONS ARE THE SAME AS SHOWN FOR UNIPOLAR TO +10V OPERATION.

Figure 1. Output Voltage and Trim Configuration

	Code 000 00	Code 111 11	
Unipolar +5V	0.000000V	+4.999981V	
+10V	0.000000V	+9.999962V	
	Code 100 00	Code 111 11	Code 000 00
Bipolar ±5V	0.000000V	+4.999962V	-5.000000V
±10V	0.000000V	+9.999924V	-10.000000V

Table I. Full-Scale and Offset Calibration Voltages

Symbol	Parameter	Requirement
t _{DS}	Data Setup Time	160ns min
t _{DH}	Data Hold Time	120ns min
t _{WR}	Write Pulse Width	200ns min

Table II. Timing Requirements

TIMING DIAGRAM & LATCH CONTROL

Timing requirements for the AD1139 are shown in Table II. The timing diagram is shown in Figure 2. The WRite line controls an 18-bit wide data input latch. This latch is transparent when the WRite line is LOW, allowing all bits to be accessed directly. When the WRite line is activated HIGH, the data present at the inputs is held in the latch and the appropriate analog voltage is seen at the output.




Figure 2. AD1139 Timing Diagram

GROUNDING & GUARDING

The current from measurement ground (Pin 1) is small and independent of the digital input code to the DAC. This greatly simplifies making error free analog measurements. Connect this high quality ground to the system's or application's high quality ground. Connect the DAC's power ground (Pin 27) to the system return, also connect the system's high quality ground to the system return. *It is most important that the measurement ground (Pin 1) and power ground (Pin 27) be connected externally for proper circuit operation.*

The current output pin (I_{OUT} , Pin 3) is sensitive to external noise sources, such as digital input lines. This pin and any components connected to this pin should be surrounded by a grounded guard as shown in Figure 3.




Figure 3. Guarding Recommendations

REMOTE SENSE APPLICATION

The AD1139's remote sense capability allows driving heavy loads or long cables without the usual, accompanying gain errors. By sensing at the load, as described in Figure 4, the load current will pass through the amplifier's output and the power ground, but not through the sense lines. The potential gain errors that would be induced by this load current are therefore minimized. The load should not exceed $\pm 10\text{mA}$ or 2 nanofarads to insure proper operation of the AD1139's internal output amplifier.




Figure 4. Remote Sensing

RATIOMETRIC DAC TESTING APPLICATION

The AD1139's highly stable reference output can be conveniently used in the testing of other high resolution DACs. Figure 5 describes how the REF OUT (Pin 31) is used as the external reference input to a device-under-test. The gain of the device-under-test will now accurately track the AD1139's gain and eliminate reference contribution to gain error.

When used as a reference DAC to test the integral and differential linearity of 14- and 16-bit DACs, the AD1139 provides a measurement capability with just 1/16LSB of uncertainty at 14 bits.

Gain and offset errors of the device-under-test (D.U.T.) may be accounted for in software. Once zeroed, the integral linearity error can be measured as the difference between the reference DAC (AD1139) and the D.U.T. as seen at the digital voltmeter.

The differential linearity error is then determined by incrementing or decrementing the D.U.T. digital input by 1LSB, and comparing the new output at the DVM with the previous output. The difference between these two measurements should be exactly one ideal LSB. The amount of disagreement from one ideal LSB is the differential linearity error.




Figure 5. Ratiometric DAC Testing

IBM* PC INTERFACE

Figure 6 illustrates a typical IBM personal computer interface which uses three 8-bit external latches and two decoder chips. The three HCT374 latches are connected to the data bus (D0 through D7). The HCT138 decoder chip decodes the address bus and enables each latch, including the AD1139's internal DAC latch, to see the appropriate digital word. The HCT688 chip and the HCT138 decoder define the I/O address space where the four latches will reside. In the Figure 6 example, they reside in the address space as shown in Table III.

I/O Address	Selected Latch	Data Bits
380H	Low Byte	DB0-DB7
381H	Mid Byte	DB8-DB15
382H	High Byte	DB16, DB17
383H	AD1139 Latch	DB0-DB17

Table III. IBM Interface Address Locations

*IBM is a trademark of International Business Machines Corp.




Figure 6. AD1139 to IBM PC Compatible Interface

LONG-TERM STABILITY VS. TEMPERATURE

Adjusting the linearity of any DAC after it is installed in the application is often difficult or impossible. It is preferable to maintain some specified accuracy over the useful working life of the product (commonly 5 to 10 years). Stable linearity performance over time can, therefore, be a very important parameter for the DAC.

Accelerated testing to determine the *expected linearity stability over time* can be accomplished by two different methods. Linearity is first measured at +25°C. The DAC is then operated at a fixed elevated temperature for an extended period of time. The DAC is then retested at +25°C, and the change in linearity error vs. time is calculated. The **ARRHENIUS EQUATION** (used in reliability calculations) can be used to determine what the acceleration factor is from +25°C to the elevated test tem-

perature. Knowing the acceleration factor and the linearity error vs. time at the elevated temperature, one could calculate the expected long-term stability of linearity at nominal temperatures.

A second test method determines how long it will take for the linearity to shift by a specific error band (we chose ±2ppm for our example) at any specified temperature. The first step is to measure the linearity at a moderately elevated temperature (e.g., +85°C) and then monitor how long it takes at this temperature to reach the error band limit. The second step is to perform the same test at a much higher elevated temperature (e.g., +125°C). The two resulting time vs. temperature points are then plotted on semilog paper. A line drawn through the two points allows extrapolation to the length of time expected to reach the error band (±2ppm) at other temperatures, including +25°C.

Figure 7 shows how long it would take for the AD1139's linearity to drift $\pm 2\text{ppm}$ ($1/2\text{LSB}$) at any operating temperature. The uppermost plot shows stability under storage conditions (no power), and the lower plot shows the AD1139's operating stability (under power). The *operating vs. storage* difference is due to the 10°C temperature rise when the AD1139 is powered.




Figure 7. Nonlinearity vs. Time/Temperature

BURN-IN

All AD1139s undergo a 168 hour, powered burn-in @ 125°C , prior to laser trimming. This burn-in produces the optimum stability for the resistor network and eliminates infancy defects. As shown in Figure 7, exposure to elevated temperatures produces an acceleration of the normal aging process. Preconditioning/burn-in employed by the user will lead to premature linearity shifts outside of the initial guaranteed specifications. The ADI warranty will not cover DACs that exhibit this type of *forced* premature specification degradation.

EXTERNAL AMPLIFIER FOR HIGH SPEED OR HIGH OUTPUT CURRENT

The AD1139's internal output amplifier is optimized for very low noise, dc stable applications with moderate settling time. Applications requiring higher speed or more output current can use an external amplifier, such as shown in Figure 8. The amplifier's noise gain is a function of the output voltage range selected. Therefore, it is important to select an amplifier that will be stable at the noise gain shown in Table IV. The minimum noise gain required for stable operation of the NE5534 is *three*. See Table IV for the AD1139's noise gain vs. output voltage range when used with an external amplifier.

Output Voltage Range	Noise Gain
0 to +5V	2
0 to +10V	3
$\pm 5\text{V}$	4
$\pm 10\text{V}$	7

Table IV. Noise Gain vs. Output Voltage Range





Figure 8. External Amplifier for High Speed and High Current

SETTLING TIME

The LSB step and full-scale step typical settling times, to within $\pm 1/2\text{LSB}$ at 18 bits, are shown in the Specification Table. Figure 9 graphically presents the typical settling times to within $\pm 1/2\text{LSB}$ at resolutions from 12 to 18 bits.



NOTE
¹LSB SETTLING TIMES SHOWN WILL ONLY BE ACHIEVED WITH CLAMPING DIODES FROM THE DAC'S AMP IN (PIN 4) TO GROUND PER FIGURE 1.

Figure 9. Settling Time vs. Resolution

AD1145

FEATURES

- 16-Bit Resolution**
- Low Nonlinearity**
 - Differential: $\pm 1/2\text{LSB}$ max
 - Integral: $\pm 1\text{LSB}$ max
- Fast Full-Scale Settling: $6\mu\text{s}$ to $\pm 1/2\text{LSB}$**
- High Stability**
 - Monotonic to 16 Bits: 0 to $+50^\circ\text{C}$
 - Offset TC: $\pm 0.1\text{ppm}/^\circ\text{C}$ max
 - Gain TC: $\pm 0.1\text{ppm}/^\circ\text{C}$ max
- Double Buffered Digital Input**
- Parallel and Serial Data Input**
- Single +5V Supply Operation**
- Low Power Consumption: 2.5mW**
- Small Size: 44-Pad Plastic LLCC**
- Low Cost**

APPLICATIONS

- Automatic Test Equipment
- Scientific Instrumentation
- Machine Control
- Digital Audio
- Robotics

GENERAL DESCRIPTION


The AD1145 is a double-buffered, 16-bit resolution DAC with $\pm 1/2\text{LSB}$ maximum differential and $\pm 1\text{LSB}$ maximum integral nonlinearity. Size comparable to the smallest monolithic DACs and high reliability are owed to its proprietary two-chip construction. A custom CMOS integrated circuit and laser-trimmed, thin-film resistor network provide 16-bit accuracy, excellent temperature stability and low power consumption.

The AD1145 offers an unparalleled combination of low cost, high accuracy, small size and convenient design-in features. The AD1145 directly interfaces with 8- and 16-bit microprocessors or can be used in stand-alone applications. Digital input coding is binary for unipolar output and offset binary or twos complement for bipolar output. Data can be written to the DAC in either a parallel or a serial mode. Serial data readback is available for error checking.

A clear line allows resetting the DAC output to zero volts on command. Power-up automatically resets the DAC output to zero volts following a power failure as required in machine control applications. All outputs may be simultaneously updated in a multiple DAC system.

Internal application resistors allow a wide variety of pin programmable output voltage ranges (+5V, +10V, -5V, -10V,

AD1145 FUNCTIONAL BLOCK DIAGRAM



$\pm 5\text{V}$ and $\pm 10\text{V}$). The AD1145 may be operated off of a single +5V reference/supply, consuming only 2.5mW of power.

A 5 volt full-scale output step settles to within $\pm 1/2\text{LSB}$ in just 6 microseconds. Wideband noise (100kHz) is only 50 microvolts peak-to-peak.

SPECIFICATIONS (typical @ +25°C, rated supplies unless otherwise specified)

Model	AD1145A/AG	AD1145B/BG
RESOLUTION	16 Bits	*
ACCURACY		
Differential Nonlinearity, max	± 1LSB (= ± 0.0015%)	± 1/2LSB (= ± 0.00076%)
Integral Nonlinearity, max	± 1LSB (= ± 0.0015%)	*
Initial Errors		
Offset Error	± 1/4LSB	*
Gain Error		*
w/o Int. Application Resistors	± 1/4LSB	*
w/Int. Application Resistors	± 0.1%	*
STABILITY VS. TEMPERATURE		
Monotonicity, Guaranteed		
0 to +50°C	15 Bits	16 Bits
T _{min} to T _{max}	14 Bits	15 Bits
Offset, max	± 0.1ppm/°C	*
Gain, max	± 0.1ppm/°C	*
STABILITY LONG TERM		
Differential Nonlinearity	± 0.1ppm/1000 hours	*
Offset	± 0.1ppm/1000 hours	*
Gain	± 0.1ppm/1000 hours	*
DYNAMIC PERFORMANCE		
5V Full-Scale Settling Time (to ± 1/2LSB)	6µs	*
LSB Settling Time	3µs	*
Glitch Energy (Major Carry @ BW = 20MHz)	800mV × 2µs	*
ANALOG OUTPUT		
Nominal Voltage Output Range	+5V	*
Voltage Ranges (w/External Amplifier)	-5V, -10V, +5V, +10V, ±5V, ±10V	*
Noise (BW = 0.1-10Hz)	5µV pk-pk	*
Noise (BW = 100kHz)	50µV pk-pk	*
Source Capacitance	18pF	*
Output Impedance	5kΩ	*
POWER SUPPLY REQUIREMENTS (V_{DD})		
w/CMOS Digital Inputs (V _{IN} = V _{DD} or GND)	+5V dc @ 10µA	*
w/TTL Digital Inputs (V _{IN} = 2.4V or 0.5V)	+5V dc @ 3mA	*
Range for Multiplying ¹	V _{REF} - 0.3 ≤ V _{DD} ≤ V _{REF} + 0.6V	*
Total Power @ +5V (Including Reference)		
w/CMOS Digital Inputs	2.5mW	*
w/TTL Digital Inputs	17.5mW	*
POWER SUPPLY SENSITIVITY		
Differential Nonlinearity	0.2ppm/%	*
Offset	10µV/V	*
Gain	10µV/V	*
EXTERNAL REFERENCE INPUT		
Nominal	+5V @ 500µA	*
Range ¹	+3.0V dc to +6.0V dc	*
Input Resistance	10kΩ	*
DIGITAL INPUTS		
Parallel & Serial (with Serial Readback)	5V CMOS/TTL Compatible	*
Unipolar Code	Binary	*
Bipolar Codes	Offset Binary, Twos Complement	*
TEMPERATURE RANGE		
Rated Performance	-40°C to +100°C	*
Storage	-55°C to +125°C	*
PACKAGE		
Surface Mount Device (AD1145A, B)	44-Pad Plastic Leadless Chip Carrier	*
Leadless Device (AD1145AG, BG)	44-Pin Grid Array	*

NOTES

¹V_{DD} must track V_{REF} within +0.6 and -0.3 volts. V_{DD} and V_{REF} can be tied together if the reference voltage is well buffered.

*Specifications same as AD1145A/AG.

Specifications subject to change without notice.


CAUTION: OBSERVE PROPER PLUG-IN POLARITY AND DO NOT PLUG INTO "LIVE" SOCKET - THE CONVERTER MAY BE DAMAGED.





OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

PLASTIC LEADLESS CHIP CARRIER*



44-PIN GRID ARRAY*



*SEE TABLE VI FOR RECOMMENDED SOCKETS.

AD1145 PIN DESIGNATIONS

PIN	MNEMONIC	DESCRIPTION
1, 11, 12, 23, 34	NC	No Connection
2	DB11	Data Bit 11
3	DB10	Data Bit 10
4	DB9	Data Bit 9
5	DB8	Data Bit 8
6, 18, 28, 40	AGND	Analog Ground
7, 17, 29, 39	V _{REF}	Voltage Reference Input
8	10K	10kΩ Application Resistor
9, 10	20K	20kΩ Application Resistor
12	CODE	Serial Digital Input Code
13	CLR	Clear, Active Low, Asynchronous
14	LDAC	Load DAC Register, Active Low Asynchronous
15	LDAC	Load DAC Register, Active Low Asynchronous
16	CLK	Clock, Rising Edge Triggered
19	DB0/SL	Data Bit 0 (LSB), Serial Input
20	DB1	Data Bit 1
21	DB2	Data Bit 2
22	DB3	Data Bit 3
24	DB4	Data Bit 4
25	DB5	Data Bit 5
26	DB6	Data Bit 6
27	DB7	Data Bit 7
30	WRHB	Write High Byte, Active Low
31	WRLB	Write Low Byte, Active Low
32	CS	Chip Select, Active Low
33	RD	Readback, Active Low
35	V _{DD}	Digital Power Supply
36	DGND	Digital Ground
37	Σ	Application Resistor Common
38	V ₀	DAC Voltage Output
41	DB15/ISO	Data Bit 15 (MSB), Serial Output
42	DB14	Data Bit 14
43	DB13	Data Bit 13
44	DB12	Data Bit 12

OUTPUT AMPLIFIER AND REFERENCE

The users choice of output amplifier and reference to complement the AD1145 will have a direct effect on the overall accuracy, speed and precision of the complete DAC circuit. The AD1145 can be optimized accordingly for a wide range of applications. Internal application resistors are provided to obtain output voltage ranges of 0 to 5V, 0 to 10V, 0 to -5V, 0 to -10V, ±5V, and ±10V.

The AD1145's high impedance (5kΩ) voltage output must be buffered to drive a load since resistive loading at the output introduces a gain error (e.g., 50MΩ load resistance introduces a 0.01% gain error). Op amp bias current flows through the DAC output impedance to introduce an offset term (e.g., 100 nanoamps bias current introduces a 0.01% offset error).

In the noninverting mode the inputs of the operational amplifier swing between 0 and +5 volts. Therefore, to maintain 16-bit linearity the common-mode rejection ratio of the operational amplifier must be at least 96dB over a 5 volt range. Special consideration must be given to offset voltage, offset drift, bias current, bias drift, common-mode rejection, slew rate, and settling time when selecting an operational amplifier. High quality BiFET amplifiers, such as the AD711, are recommended.

The linearity and settling time for the AD1145 have a direct correlation to the output impedance and recovery time of the voltage reference. Therefore, a reference with a fast recovery time and low output impedance, such as the AD586, is recommended. When choosing a voltage reference, gain error and temperature drift must also be considered. A typical reference and output amplifier hookup is shown in Figure 1.




Figure 1. AD1145 configured for a 0 to 5V output with external reference and unity gain amplifier.

OFFSET AND GAIN CALIBRATION

The AD1145 has virtually no offset or gain errors of its own. When connected in a system, such as that shown in Figure 1, the system errors are nulled with external potentiometers. Offset error is nulled by adjusting the offset voltage of the output amplifier. Gain error is nulled by adjusting the output voltage of the external reference. The voltmeter used to measure the output must be capable of 1μV resolution. Offset adjustment should be done before gain adjustment.

Offset and gain calibrations are performed as follows:

UNIPOLAR MODE

1. Apply a digital input of all "0"s.

2. Adjust the offset potentiometer until a 0.00000V output is obtained.
3. Apply a digital input of all "1"s.
4. Adjust the gain potentiometer until plus full-scale output is obtained. (see Table I for full-scale value).

BIPOLAR MODE

1. Apply a digital input of all "0"s (for offset binary coding) or 8000 Hex (for twos complement coding).
2. Adjust the offset potentiometer until minus full-scale output is obtained (see Table I for full-scale value).
3. Apply a digital input of all "1"s (for offset binary coding) or 7FFF Hex (for twos complement coding).
4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for full-scale value).

Range	Input Code (Hex)		Output
Unipolar: 0V to 5V	0000		0.00000V
	FFFF		4.999924V
	0000		0.00000V
	FFFF		9.999848V
0V to 10V			
	Offset	Twos Comp	
Bipolar: -5V to +5V	0000	8000	-5.00000V
	FFFF	7FFF	+4.999848V
-10V to +10V	0000	8000	-10.00000V
	FFFF	7FFF	+9.999695V

Table I. Offset and Gain Adjust

ANALOG OUTPUT RANGE

The internal application resistors of the AD1145 are matched to the ladder network of the DAC and should be used to maintain the lowest possible gain drift. Figure 2 shows the required external amplifier connections for the available output ranges.




Figure 2. Analog Output Range Configurations

TIMING DIAGRAM

The timing requirements of the AD1145 are shown in Table II. The timing diagrams for both serial and parallel input modes of operation as well as serial output operation are shown in Figure 3. The serial output mode enables the user to read back data written to the AD1145.

Symbol	Parameter	Requirement
t_{DS}	Data Setup Time	25ns
t_{DH}	Data Hold Time	10ns
t_{WR}	Write Pulse Width	25ns
t_{CWS}	Chip Select to Write Setup	0ns
t_{CWH}	Chip Select to Write Hold	0ns

Table II. Timing Requirements




Figure 3. Timing Diagrams

The AD1145 has eight control lines. A brief description of each line follows:

\overline{CS} is the Chip Select line and allows multiple AD1145s to share the same input bus. The desired DAC is selected with the \overline{CS} line. A low on this line enables \overline{WRLB} , \overline{WRHB} , CLK , and \overline{RD} of the selected DAC.

\overline{WRLB} is the \overline{WR} ite line for the Low Byte input register. A low on this line makes the register transparent. A high level latches the input data into the register.

\overline{WRHB} is the \overline{WR} ite line for the High Byte input register. Operation is the same as \overline{WRLB} .

\overline{LDAC} is the Load line for the DAC register. A low on this line makes the DAC register transparent. A high level latches the data from the input registers into the DAC register. \overline{LDAC} operates independently of \overline{CS} .

CLK is the line used to \overline{CLOCK} serial data into or out of the input registers. Data is moved on each positive transition of CLK . Note that CLK must be held high for parallel operation.

\overline{RD} is the \overline{ReaD} line. A low on this line enables the serial output function and also connects the serial output to the serial input.

\overline{CLR} is the \overline{CLear} line. A low on this line clears the DAC output to zero volts regardless of input coding. \overline{CLR} operates independently of \overline{CS} .

$CODE$ determines the input coding of the DAC. A low on this line inverts the MSB for twos complement coding. A high does not invert the MSB (for binary and OBN codes).

PARALLEL OPERATION

The AD1145 is fully compatible with either 8- or 16-bit micro-processor systems. In an 8-bit system, data may be loaded using either two or three instruction cycles, with either the high byte or the low byte being loaded first. Typical load sequences are (1) load high byte, load low byte, load DAC register, or (2) load high byte, load low byte and DAC register. With a 16-bit system, data may be loaded using either one, or two, instruction cycles, or the DAC may be operated with all of its registers transparent. Table III illustrates the AD1145's parallel operation as a function of its control lines. Note that CLK must be held high for parallel operation.

\overline{CLR}	\overline{CS}	\overline{WRLB}	\overline{WRHB}	\overline{LDAC}	OPERATION
0	X	X	X	X	Reset DAC Output to Zero Volts.
1	0	0	0	0	Input and DAC Registers are Transparent.
1	0	0	0	1	Load High Byte and Low Byte Input Registers.
1	0	0	1	0	Load DAC Register from High Byte Register and Transparent Low Byte Inputs.
1	0	0	1	1	Load Low Byte Input Register.
1	0	1	0	0	Load DAC Register from Low Byte Register and Transparent High Byte Inputs.
1	0	1	0	1	Load High Byte Input Register.
1	0	1	1	0	Load DAC Register from Input Registers.
1	1	X	X	0	Load DAC Register from Input Registers.
1	1	X	X	1	No Operation.
1	X	1	1	1	No Operation.

Table III. Parallel Operation Truth Table

SERIAL OPERATION

In the serial mode, data is written from \overline{DBO}/SI into the input register on each positive going transition of the clock. For error checking, data can also be readback from the input register to $\overline{DB15}/SO$. The serial output is switched internally to the serial input in the readback mode so that the data is recirculated as it is read. In this way the data is restored after 16 clock cycles. The data in the DAC register and hence the DAC output voltage is unchanged during readback. Table IV shows the serial operation of the AD1145 as it relates to the status of the control lines.

INPUT CODING

The AD1145 accepts data in twos complement, offset binary, or straight binary formats. The code pin either *inverts* or *not inverts*

$\overline{\text{CLR}}$	$\overline{\text{CS}}$	$\overline{\text{CLK}}$	$\overline{\text{RD}}$	$\overline{\text{LDAC}}$	OPERATION
0	x	x	x	x	Reset DAC Output to Zero Volts.
1	0	↑	1	1	Clock Serial Data from DBO/SI into Input Register.
1	0	↑	0	1	Clock Serial Data from Input Register out to DB15/SO.
1	x	x	x	0	Load DAC Register.
1	x	↓	x	1	No Operation.

Table IV. Serial Operation Truth Table

the MSB. If code is low, the MSB is inverted for twos complement coding. If code is high, the MSB is true for straight binary and offset binary coding. See Table V for further detail.

CLEAR LINE OPERATION

The clear line, in conjunction with the code line, resets the DAC output to zero volts. For straight binary operation CODE should be tied to $+V_{DD}$, the MSB will not be inverted, the DAC register gets reset to 0000H, and the AD1145's output is reset to zero volts. For twos complement operation, CODE is tied to DGND, the MSB is inverted, the DAC register is reset to 1/2 full scale, and the AD1145's output is reset to zero volts. For offset binary operation CODE is tied to $\overline{\text{CLR}}$. In this way the MSB is not inverted in normal operation but on CLEAR the MSB gets inverted, the DAC register is reset to 1/2 full scale, and the AD1145's output is reset to zero volts. Table V shows the clear operation as a function of CODE input.

$\overline{\text{CLR}}$	CODE	OPERATION
0	0	BIPOLAR CLEAR (Twos Complement, Offset Binary)
0	1	UNIPOLAR CLEAR (Binary)
1	0	MSB INVERTED (Twos Complement)
1	1	MSB TRUE (Binary, Offset Binary)

Table V. Clear Operation Truth Table

POWER-UP RESET

In the event of a power failure, the DAC output is automatically reset to zero volts upon power-up. When CODE is high, the DAC is reset to zero for a unipolar clear. When CODE is low, the DAC is reset to 1/2 full scale for a bipolar clear (zero volt output).

GROUNDING AND GUARDING

The AD1145 is a precision D/A converter with $76\mu\text{V}$ LSB resolution at a FSR of 5V. Special care must be taken to insure proper layout, grounding, and guarding. Analog and digital grounds should be individually star pointed and then tied together at a single point near the measurement point. High-speed digital inputs should be kept separate from low level analog outputs. Power supplies should be locally bypassed around all high-speed components and at the power supply input to the printed circuit board. All high impedance nodes such as the DAC output and amplifier inputs are sensitive to interference from the digital input lines. They should be surrounded by low impedance guard tracks at all times. Figure 2 shows the proper guarding of the AD1145 depending on output configuration.

SINGLE SUPPLY OPERATION

The AD1145 can operate with V_{DD} connected to V_{REF} . If CMOS is used to drive the DAC inputs, the static current drawn from V_{DD} will be less than $10\mu\text{A}$. If TTL is used to drive the DAC inputs, the static current draw will be increased to about 3mA depending on the digital input. Therefore, the reference must be well buffered to avoid code dependent errors when TTL inputs are used. Figure 4 shows the AD1145 operating from a single supply.




Figure 4. Single Supply Configuration

MULTIPLYING DAC OPERATION

The AD1145 operates as a two quadrant multiplying DAC over a limited voltage range. V_{REF} can vary between 3 and 6 volts. V_{DD} must track V_{REF} within $+0.6$ and -0.3 volts. Logic levels will vary with V_{DD} , with a logic low being less than $1/3V_{DD}$ and a logic high being greater than $2/3V_{DD}$. V_{DD} and V_{REF} may be tied together provided the reference voltage is well buffered.

A useful application of the multiplying feature is to set the reference voltage to 4.096 volts and configure the DAC as shown in Figure 2f. This provides a ± 8.192 volt full-scale output for a bit weight of 0.25mV per LSB.

MULTIPLE DAC APPLICATION

The AD1145 is well suited for applications using multiple DACs sharing the same data bus, as in automated test equipment. Figure 5 shows a typical multiple DAC hookup. Note that the $\overline{\text{WRLB}}$, $\overline{\text{WRHB}}$, $\overline{\text{LDAC}}$, $\overline{\text{RD}}$, $\overline{\text{CLR}}$, and $\overline{\text{CLK}}$ lines from each DAC are tied together. A separate chip select ($\overline{\text{CS}}$) line is provided to individually select each DAC. Data can be written to one or all DACs by appropriate selection of the chip select lines. All DACs may be simultaneously updated by strobing the $\overline{\text{LDAC}}$ line. A separate CODE line is provided for each DAC so that they may be independently configured for unipolar and bipolar coding.




Figure 5. Multiple DAC Application

PARALLEL READBACK

Full parallel readback can be achieved by adding two 74ALS990 octal D-type read-back latch chips as shown in Figure 6. These latches also reduce digital feedthrough from the data bus; an important consideration in high accuracy systems.




Figure 6. Parallel Readback

PACKAGE INFORMATION

The AD1145 is packaged in a 44-pad glass epoxy chip carrier. This package is ideal for automated surface mounting due to its excellent dimensional tolerances and planarity. As the package is made from the same material as printed circuit boards, it has the same temperature coefficient of expansion. This minimizes stress and maximizes product reliability. Standard JEDEC leadless chip carrier sockets such as those manufactured by Textool can be used for testing. For conventional through-hole mounting, the AD1145 is also available in a PGA package. See Table VI for recommended sockets.

Simple 8-Bit and 16-Bit Data Bus Connections

The AD1145 can be configured to directly connect to an 8-bit or 16-bit data bus. An 8-bit microprocessor requires at least two write cycles to supply 16 bits of input data. Utilizing the AD1145's high byte and low byte input registers, one byte at a time is loaded from the 8-bit bus. The 16-bit DAC register can be latched during or after the second byte write operation. Figure 7 shows a typical AD1145 connection to an 8-bit bus. Note that the three logic gates can be eliminated if two address lines are available.




Figure 7. 8-Bit Microprocessor Interface

A 16-bit microprocessor supplies a complete 16-bit input in a single write cycle. This eliminates the requirement for the individual high byte and low byte input latches. Figure 8 shows a typical AD1145 connection to a 16-bit bus. The 16-bit DAC register is made transparent by grounding the LDAC line or can be strobed for full double buffering.




Figure 8. 16-Bit Microprocessor Interface

Package	Purpose	Manufacturer	Mfg. Part No.
PLLCC	Test	Textool	244-4961-000
PGA	Test	Amp	55280-4
PGA	Production	Advanced Interconnections	CS044-01TG
		Augat	PPS044-3A0802-L

Table VI. Recommended Sockets

AD1147/AD1148

FEATURES

Low Nonlinearity

Differential: $\pm 0.00076\%$ max

Integral: $\pm 0.00076\%$ max

Differential TC: $\pm 1\text{ppm}/^\circ\text{C}$ max

Fast Settling

Full Scale: $20\mu\text{s}$ to $\pm 0.00076\%$

LSB: $3\mu\text{s}$ to $\pm 0.00076\%$

Low Power: 375mW Including Reference

Functionally Complete

Internal Reference, Output Voltage Amplifier,
Input Latches and 8-Bit Latched Input DACs
for Offset and Gain Correction.

Full Four Quadrant Multiplying

Low Cost

APPLICATIONS

Automatic Test Equipment

Scientific Instrumentation

Beam Positioners

Robotics

Graphics Displays

GENERAL DESCRIPTION



The AD1147 and AD1148 are 16-bit resolution, hybrid, latched input, digital-to-analog converters. Their two 8-bit latched input DACs allow direct offset and gain correction via microprocessor interface.

The AD1147 and AD1148 are constructed as hybrids in a compact 32-pin, triple wide dual-in-line package. Precision CMOS switches and a laser-trimmed thin-film resistor network are used to provide 16-bit accuracy and excellent temperature stability.

The Main (16-bit) DAC is loaded as a 16-bit word. The offset and gain correction DACs are each loaded as 8-bit words. The AD1147 multiplexes both correction DACs' inputs with the Main DAC's eight LSBs. This pin sharing allows for additional pin connections providing: external reference input, a current output and feedback resistors for voltage output ranges of 0 to +5V, 0 to +10V, $\pm 5\text{V}$ and $\pm 10\text{V}$.

The AD1148 correction DACs' inputs are separate from the Main DAC's. The gain correction DAC's inputs are multiplexed with the offset DAC's 8-bit inputs. This allows for a separate 8-bit bus interface with the correction DACs – common in applications such as Automatic Test Equipment.

AD1147/AD1148 FUNCTIONAL BLOCK DIAGRAMS



SPECIFICATIONS (typical @ +25°C and rated supplies unless otherwise specified)

MODEL	AD1147	AD1148
RESOLUTION	16 Bits	*
ACCURACY		
Differential Nonlinearity	$\pm 0.00076\%$ FSR ¹ (max)	$\pm 0.00076\%$ FSR ¹ (typ), $\pm 0.0015\%$ FSR ¹ (max)
Integral Nonlinearity	$\pm 0.00076\%$ FSR ¹ (max)	$\pm 0.00076\%$ FSR ¹ (typ), $\pm 0.0015\%$ FSR ¹ (max)
Monotonic (16 Bits)	Guaranteed	*
Offset	Adjustable to Zero	*
Gain	Adjustable to Full Scale	*
STABILITY		
Differential Nonlinearity	± 1 ppm/°C (max)	*
Offset	$\pm 20\mu\text{V}/^\circ\text{C}$ (max)	**
Bipolar Offset	± 6 ppm/°C (max)	*
Gain (Includes Int. Ref.)	± 10 ppm/°C (max)	*
STABILITY, Long-Term (ppm/1000 hr.)		
Differential Nonlinearity	± 1 ppm	*
Offset	± 3 ppm	**
Bipolar Offset	± 3 ppm	*
Gain	± 12 ppm	*
REFERENCE VOLTAGE		
Output Voltage	+10.00V, $\pm 0.3\%$ (max)	**
Output Current	2mA (max)	**
Ext. Ref Voltage Range ²	-12V to +12V	**
Input Resistance	12k Ω	**
DYNAMIC PERFORMANCE		
Settling Time to $\pm 0.00076\%$		
Voltage, Full-Scale Step	20 μs	*
Voltage, LSB Step	3 μs	*
Current	2 μs	**
DIGITAL INPUT CODES		
5 Volt CMOS/TTL Compatible		
Main DAC		
Unipolar	Binary (BIN)	**
Bipolar	Offset Binary (OBN)	*
Correction DACs	Binary (BIN)	*
ANALOG OUTPUT		
Voltage	+5V, +10V, ± 5 V, ± 10 V	± 10 V
Current	-2mA, ± 1 mA	**
Voltage Compliance	± 500 mV	**
Noise (100kHz BW)	60 μV rms	*
POWER REQUIREMENTS		
Voltage (Rated Performance)	± 15 V ($\pm 5\%$)	*
Voltage (Operating)	± 12.5 V to ± 17 V	*
Supply Current Drain	± 15 mA (max)	*
Total Power @ $V_S = \pm 15$ V	375mW typ, 500mW max	*
POWER SUPPLY SENSITIVITY		
Offset	± 10 ppm/V	*
Gain	± 10 ppm/V	*
OFFSET ADJUSTMENT		
Range	$\pm 0.05\%$ FSR	*
Resolution (@ ± 10 V)	1/4LSB	*
GAIN ADJUSTMENT		
Range (Unipolar/Bipolar)	$\pm 0.2\%$ FSR ¹ / $\pm 0.1\%$ FSR ¹	NA/*
Resolution (Unipolar/Bipolar)	1LSB/1/2LSB	NA/*
TEMPERATURE RANGE		
Rated Performance	-25°C to +85°C	*
Storage Temperature	-40°C to +100°C	*
SIZE		
	2.00" \times 1.17" \times 0.225" (all maximums)	
	(50.8 \times 29.7 \times 5.7mm)	

NOTES

*Specifications same as AD1147.

**AD1148 does not provide pin connections to current output, reference input, reference output or the internal feedback resistors. Output voltage range is fixed at ± 10 V.


¹FSR means Full-Scale Range.

²Rated performance is specified with +10V reference.

Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



* PIN 1 LOCATION IS IDENTIFIED BY A WHITE DOT ON THE TOP SURFACE.



AD1147 PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	+V _S	32	V _O
2	PGND	31	10k
3	-V _S	30	5k
4	AMP IN	29	10k
5	I _O	28	REF IN
6	MGND	27	REF OUT
7	WR/M	26	MGND
8	WR/C	25	O/G
9	MSB	24	B16/CB8
10	B2	23	B15/CB7
11	B3	22	B14/CB6
12	B4	21	B13/CB5
13	B5	20	B12/CB4
14	B6	19	B11/CB3
15	B7	18	B10/CB2
16	B8	17	B9/CMSB

AD1148 PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	+V _S	32	V _O
2	PGND	31	MGND
3	-V _S	30	WR/M
4	MSB	29	WR/C
5	B2	28	O/G
6	B3	27	CB8
7	B4	26	CB7
8	B5	25	CB6
9	B6	24	CB5
10	B7	23	CB4
11	B8	22	CB3
12	B9	21	CB2
13	B10	20	CMSB
14	B11	19	B16
15	B12	18	B15
16	B13	17	B14

ANALOG OUTPUT RANGE

The AD1148 is internally connected for ± 10 volts output range.

The AD1147 is pin programmable to provide a variety of analog outputs, either current or voltage. A unipolar output current of 0 to -2mA is available at pin 5, and can be offset by 1mA (by connecting pin 28 to pin 29) for a bipolar output of $\pm 1\text{mA}$.

Output voltage ranges ($+5\text{V}$, $+10\text{V}$, $\pm 5\text{V}$ and $\pm 10\text{V}$) are available at pin 32 by connecting the current output (pin 5) to the amplifier input (pin 4) and the appropriate internal feedback resistors to the amplifier output (pin 32) as shown in Figure 1.




Figure 1. AD1147 Analog Output Range Pin Programming

TIMING DIAGRAM

The timing requirements for the models AD1147 and AD1148 are shown in Table I. The timing diagrams for the MAIN 16-bit DAC and the 8-bit Correction DACs are shown in Figure 2. The three control lines operate as follows:

$\overline{\text{WR}}/\text{M}$ is the write line for the main DAC. The latches are transparent when the write line is low, and latched when the write line goes high.

$\overline{\text{WR}}/\text{C}$ is the write line for the correction DACs. Operation is the same as above.

$\text{O}/\overline{\text{G}}$ selects between the offset correction DAC and the gain correction DAC. A high level on this pin selects the offset DAC. A low level selects the gain DAC.

SYMBOL PARAMETER

REQUIREMENT

Main DAC

t_{DS}	Data Setup Time	140ns min
t_{DH}	Data Hold Time	120ns min
t_{WR}	Write Pulse Width	250ns min

Correction DACs

t_{CS}	$\text{O}/\overline{\text{G}}$ To Write Setup Time	200ns min
t_{CH}	$\text{O}/\overline{\text{G}}$ To Write Hold Time	20ns min
t_{DS}	Data Valid To Write Setup Time	110ns min
t_{DH}	Data Valid To Write Hold	0ns min
t_{WR}	Write Pulse Width	100ns min

Table I. Timing Requirements




Figure 2. AD1147 and AD1148 Timing Diagrams

OFFSET AND GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero using the two internal 8-bit calibration DAC's. There are three control lines used in the calibration sequence: $\overline{\text{WR}}/\text{M}$ is the write line for the Main (16-bit) DAC – the latches are transparent when the write line is low, and latched when the write line goes high; $\overline{\text{WR}}/\text{C}$ is the write line for the correction DACs and operates the same as $\overline{\text{WR}}/\text{M}$; $\text{O}/\overline{\text{G}}$ selects between the offset correction DAC and the gain correction DAC – a high level on this pin selects the offset DAC and a low level selects the gain DAC.

Offset and Gain calibrations are performed as follows:

1. With $\overline{\text{WR}}/\text{M}$ low, set the digital inputs of the Main DAC to "000....00" (in unipolar mode) or "100....00" (in bipolar mode).
2. Set $\overline{\text{WR}}/\text{M}$ high to latch the digital input into the Main DAC.
3. With $\overline{\text{WR}}/\text{C}$ low and $\text{O}/\overline{\text{G}}$ high, adjust the digital inputs of the offset correction DAC until the Main DAC's output

voltage (pin V_O) is as close to 0.000000 volts as possible. Note that incrementing the digital input produces a more negative voltage output.

- Set \overline{WR}/C high to latch the digital input into the offset correction DAC.
- With \overline{WR}/M low, set the digital input of the Main DAC to "111....11".
- Set \overline{WR}/M high to latch the digital input into the Main DAC.
- With \overline{WR}/C low and O/\overline{G} low, adjust the digital inputs of the gain correction DAC until the Main DAC's output voltage (pin V_O) is as close as possible to the positive full-scale voltage shown below in Table II. Note that incrementing the digital input produces a more negative voltage output.
- Set \overline{WR}/C high to latch the digital input into the gain correction DAC.
- Calibration is complete. Set \overline{WR}/M low and begin/resume normal digital-to-analog conversion via the Main DAC.

Output Voltage Range	Positive Full-Scale Voltage
0 to +5 volts	+4.999924 volts
0 to +10 volts	+9.999847 volts
± 5 volts	+4.999847 volts
± 10 volts	+9.999695 volts

Table II. Gain Calibration

GROUNDING AND GUARDING

The current from the measurement ground pin (MGND) is constant, independent of digital input, for ease of making measurements. This is the high quality ground for the AD1147 and AD1148. It should be connected to the high quality ground in the application. Power ground (PGND) should be connected to measurement ground (MGND) at the measurement point.

The current output pin (I_O) of the AD1147 is sensitive to interference from the digital input lines. It should be surrounded by a grounded guard at all times. When using the AD1147 in the voltage output mode, both the " I_O " and "AMP IN" pins should be guarded (see Figure 3).




Figure 3. Typical Guarding Techniques

EXTERNAL AMPLIFIER FOR LOW DRIFT VOLTAGE OUTPUT OR HIGH OUTPUT CURRENT

The internal output amplifier of the AD1147 is designed for high-speed applications that require fast settling times. An external precision operational amplifier like the AD OP-07C can be applied when lower offset (less than $20\mu V/^\circ C$) is important (see Figure 4). Simply connect the current output (Pin 5) to the inverting input of the amplifier and connect the proper feedback resistors as shown in Figure 1. Be certain to keep the current

output-amplifier's input connection short and surrounded by a grounded guard. To avoid degrading the gain drift performance of the DAC, always use the internal feedback resistors, since they are matched to the internal current weighting resistors of the DAC. It is also good practice to connect the negative input (Pin 4, AMP IN) of the unused internal output amplifier to its output (Pin 32, V_O).

The current drift of the AD1147 is typically $350pA/^\circ C$ from $+15^\circ C$ to $+35^\circ C$. When using the AD OP-07, the total offset drift of the output signal will typically be less than $2\mu V/^\circ C$.

As a second example, a high output current amplifier can be connected to the AD1147 to create a programmable power supply. The configuration is the same as shown for the AD OP-07C in Figure 4.




Figure 4. Precision DAC with $\pm 8.192V$ F.S. Output Voltage

FULL FOUR-QUADRANT MULTIPLYING DAC

The AD1147 is a full four-quadrant multiplying DAC and can be used with references varying between $+12$ and -12 volts. Typical linearity vs. external reference voltage is shown in Figure 5. Output voltage ranges other than those provided can be obtained by connecting the appropriate reference voltage to "REF IN" (Pin 28), (see Figure 4). The DAC output voltage can be calculated as follows:

$$\text{UNIPOLAR } V_O = \frac{\text{DIGITAL INPUT}}{2^{16}} \times \frac{V_{REF}}{5k} \times R_{fb}$$

$$\text{BIPOLAR } V_O = \frac{\text{DIGITAL INPUT}}{2^{16}} \times \frac{V_{REF}}{5k} \times R_{fb} - \frac{V_{REF}}{10k}$$

DIFFERENTIAL LINEARITY ERROR (% OF FULL-SCALE RANGE)




Figure 5. Typical Differential Linearity vs. External Reference Voltage

8-BIT MICROPROCESSOR INTERFACE

The AD1147/AD1148 can easily be operated with an 8-bit bus by the addition of an octal latch. The 16-bit Main DAC is loaded from the 8-bit bus as two 8-bit bytes. Figure 6 shows the configuration when using a 74HC573 octal latch.

The eight most significant bits are latched into the 74HC573 by setting the "latch enable" control line low. The eight least significant bits are then placed on the bus. Now all sixteen bits can be simultaneously latched into the Main DAC by setting \overline{WR}/M high.

The offset and gain correction DAC's are calibrated as they were for 16-bit microprocessor applications. See the "OFFSET AND GAIN CALIBRATION" section of this data sheet.




Figure 6. Connections for 8-Bit Bus Interface

AUTOMATIC TESTING OF 12-BIT ADC'S AND DAC'S

The AD1147 and AD1148 can be used as a reference DAC to automatically test the integral and differential linearity of 12-bit ADCs and DACs. An ideal reference DAC should be an order of magnitude more accurate than the devices to be tested. The AD1147 and AD1148 are sixteen times more accurate than the devices to be tested and therefore can be considered ideal.

The general test procedures for ADCs and DACs are shown below. Before actual testing proceeds, calibrate the offset and gain of the AD1147 or AD1148 (see "OFFSET AND GAIN CALIBRATION" section of this data sheet).

ADC TESTING (refer to Figures 7 and 8).

The differential nonlinearity of ADC's is the difference between the actual code widths of the analog input voltage vs. the ideal, one LSB, code widths of a perfect converter. A code width is the range of analog input voltage which produces the desired digital output word.

A code width can be measured by determining the analog input voltage at which the transition occurs from the code under test to its next lower digital output code and then differencing that analog value with the same determined for the transition from the code under test to its next higher digital output code.

Virtually all converters exhibit a degree of noise. This will necessitate an averaging technique to determine the analog input value for a code transition – where a reduction in analog input voltage produces a majority of the lower digital code decisions and an analog input increase produces a majority of the higher digital code decisions.

Begin testing by calibrating the offset and gain of the ADC under test per the manufacturer's instructions. Set the digital inputs of the reference DAC to the nominal value of the desired transition edge (produces an analog input to the device under test that is either 1/2LSB below or 1/2LSB above the ideal analog input for the code under test). Increment or decrement this digital input until the Device Under Test (D.U.T.) outputs the digital code below the transition 50% of the time and the digital code above the transition 50% of the time. Record this digital input and repeat the procedure for the next transition of the nominal code to be measured. Compare this second digital input with the recorded input. The difference between these two digital values is the width of the code being measured. A perfect code width is 16 counts of the reference DAC. Each count more, or less than 16, corresponds to a differential linearity error of 1/16LSB for the D.U.T. The arithmetic average of the two digital input values is the center of the code being tested. Each count of difference between this actual code center and the ideal, nominal code center represents an integral linearity error of 1/16LSB.




Figure 7. ADC Testing




Figure 8. 12-Bit ADC Linearity Testing

DAC TESTING (refer to Figure 9).

To test 12-bit DACs begin with offset and gain calibration of the DAC under test per the manufacturer's instructions. Set the digital inputs of the reference DAC and the D.U.T. to the desired code. Latch this digital input into the reference DAC. The DACs' outputs are differenced and amplified by an AD524A instrumentation amplifier. The voltage error between the DACs is the integral linearity error.

Now null the meter and then increment or decrement the digital input to the D.U.T. only, by one LSB. The meter reading will correspond to the code width of the new digital input word.

The deviation of this voltage from the ideal value of one LSB is the differential linearity error of the D.U.T.




Figure 9. DAC Testing


FEATURES

Dynamic Range: 88.5dB
 Resolution: 0.375dB
 On-Chip Data Latches
 Full $\pm 25V$ Input Range Multiplying DAC
 Low Distortion
 Single +5V Supply
 Latch-Up Free (No Protection Schottky Required)

APPLICATIONS

Digitally Controlled AGC Systems
 Audio Attenuators
 Wide Dynamic Range A/D Converters
 Sonar Systems
 Function Generators

AD7111 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7111 is a CMOS multiplying D/A converter which can attenuate an analog input signal over the range 0 to $-88.5dB$ in 0.375dB steps.

The degree of attenuation is determined by an 8-bit data word which is latched into on-chip data latches using microprocessor compatible control signals \overline{CS} and \overline{WR} . Operating frequency range of the device is from dc to several hundred kHz.

The device is available in a standard 16-pin DIP and in a 20-terminal surface mount package.

ORDERING INFORMATION^{1,2}

Specified Accuracy Range	Temperature Range and Package Options ³		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
0 to 60dB	Plastic DIP (N-16)	Hermetic (Q-16)	Hermetic (Q-16)
0 to 72dB	AD7111KN	AD7111BQ	AD7111TQ
	AD7111LN	AD7111CQ	AD7111UQ
0 to 60dB			LCCC ⁴ (E-20A)
0 to 72dB			AD7111TE AD7111UE

NOTES

- ¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
- ²Analog Devices reserves the right to ship ceramic (package option D-16) packages in lieu of cerdip (package option Q-16) packages.
- ³See Section 13 for package outline information.
- ⁴LCCC: Leadless Ceramic Chip Carrier.

*U.S. Patent No. 4521764

LOGDAC is a registered trademark of Analog Devices, Inc.

SPECIFICATIONS $(V_{DD} = +5V, V_{IN} = -10V$ dc, $V_{PIN2} = V_{PIN1} = 0V$ output amplifier AD544 except where stated)

Parameter	AD7111L/C/U GRADES		AD7111K/B/T GRADES		Units	Conditions/Comments
	$T_A = +25^\circ C$	$T_A = T_{min}, T_{max}$	$T_A = +25^\circ C$	$T_A = T_{min}, T_{max}$		
NOMINAL RESOLUTION	0.375	0.375	0.375	0.375	dB	
ACCURACY RELATIVE TO 0dB ATTENUATION						
0.375dB Steps:						
Accuracy $\leq \pm 0.17$ dB	0 to 36	0 to 36	0 to 30	0 to 30	dB min	Guaranteed attenuation ranges for specified step sizes
Monotonic	0 to 54	0 to 54	0 to 48	0 to 48	dB min	
0.75dB Steps:						
Accuracy $\leq \pm 0.35$ dB	0 to 48	0 to 42	0 to 42	0 to 36	dB min	Full Range is from 0 to 88.5dB
Monotonic	0 to 72	0 to 66	0 to 72	0 to 60	dB min	
1.5dB Steps:						
Accuracy $\leq \pm 0.7$ dB	0 to 54	0 to 48	0 to 48	0 to 42	dB min	Full Range is from 0 to 88.5dB
Monotonic	Full Range	0 to 78	0 to 85.5	0 to 72	dB min	
3.0dB Steps:						
Accuracy $\leq \pm 1.4$ dB	0 to 66	0 to 54	0 to 60	0 to 48	dB min	Full Range is from 0 to 88.5dB
Monotonic	Full Range	Full Range	Full Range	Full Range	dB min	
6.0dB Steps:						
Accuracy $\leq \pm 2.7$ dB	0 to 72	0 to 60	0 to 60	0 to 60	dB min	Full Range is from 0 to 88.5dB
Monotonic	Full Range	Full Range	Full Range	Full Range	dB min	
GAIN ERROR	± 0.1	± 0.15	± 0.15	± 0.20	dB max	
V_{IN} INPUT RESISTANCE (PIN 15)	9/11/15	9/11/15	7/11/18	7/11/18	k Ω min/typ/max	
R_{FB} INPUT RESISTANCE (PIN 16)	9.3/11.5/15.7	9.3/11.5/15.7	7.3/11.5/18.8	7.3/11.5/18.8	k Ω min/typ/max	
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	Digital Inputs = V_{DD}
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	± 1	± 10	± 1	± 10	μA max	
SWITCHING CHARACTERISTICS ¹						
t_{CS}	0	0	0	0	ns min	Chip Select to Write Setup Time
t_{CH}	0	0	0	0	ns min	Chip Select to Write Hold Time
t_{WR}	350	500	350	500	ns min	Write Pulse Width
t_{DS}	175	250	175	250	ns min	Data Valid to Write Setup Time
t_{DH}	10	10	10	10	ns min	Data Valid to Write Hold Time
t_{REFSH}	3	4.5	3	4.5	μs min	Refresh Time
POWER SUPPLY						
V_{DD}	+5	+5	+5	+5	V	
I_{DD}	1	4	1	4	mA max	Digital Inputs = V_{IH} or V_{IL}
	500	1000	500	1000	μA max	Digital Inputs = 0V or V_{DD} . See Figure 7.

Note:
¹ Sample tested at $+25^\circ C$ to ensure compliance.
 Specifications subject to change without notice.

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for design guidance only and are not subject to test.
 $V_{DD} = +5V, V_{IN} = -10V$ dc except where stated, $V_{PIN1} = V_{PIN2} = 0V$, output amplifier AD544 except where stated.

Parameter	AD7111L/C/U GRADES		AD7111K/B/T GRADES		Units	Conditions/Comments
	$T_A = 25^\circ C$	$T_A = T_{min}, T_{max}$	$T_A = +25^\circ C$	$T_A = T_{min}, T_{max}$		
DC Supply Rejection, $\Delta Gain/\Delta V_{DD}$	0.001	0.005	0.001	0.005	dB per % max	$\Delta V_{DD} = \pm 10\%$, Input Code = 00000000
Propagation Delay	3.0	4.5	3.0	4.5	μs max	Full Scale Change Measured from WR going high, CS = 0V.
Digital to Analog Glitch Impulse	100	—	100	—	nV secs typ	Measured with ADLH0032CG as Output Amplifier for Input Code Transition 10000000 to 00000000.
Output Capacitance, Pin 1	185	185	185	185	pF max	C1 of Figure 1 is 0pF
Input Capacitance, Pin 15 and Pin 16	7	7	7	7	pF max	
Feedthrough at 1kHz	-94	-72	-92	-68	dB max	Feedthrough is also determined by circuit layout (see Figure 4).
Total Harmonic Distortion	-91	-91	-91	-91	dB typ	$V_{IN} = 6V$ rms at 1kHz
Output Noise Voltage Density	70	70	70	70	nV/ \sqrt{Hz} max	
Digital Input Capacitance	7	7	7	7	pF max	Includes AD544 Amplifier Noise

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} (to DGND)	+7V
V_{IN} (to AGND)	+35V
Digital Input Voltage to DGND	-0.3V to $V_{DD} + 0.3\text{V}$
Output Voltage (Pin 1) to AGND	-0.3V to V_{DD}
V_{REF} to AGND	$\pm 35\text{V}$
AGND to DGND	0 to V_{DD}
DGND to AGND	0 to V_{DD}
Power Dissipation (Any Package)		
To $+75^\circ\text{C}$	450mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$

Operating Temperature Range

Commercial (K, L Versions)	0 to $+70^\circ\text{C}$
Industrial (B, C Versions)	-25°C to $+85^\circ\text{C}$
Extended (T, U Versions)	-55°C to $+125^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10secs)	$+300^\circ\text{C}$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

RESOLUTION: Nominal change in attenuation when moving between two adjacent codes.

MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.

FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.

OUTPUT LEAKAGE CURRENT: Current which appears on the I_{OUT} terminal with all digital inputs high.

TOTAL HARMONIC DISTORTION: A measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.


ACCURACY: The difference (measured in dB) between the ideal transfer function as listed in Table I and the actual transfer function as measured with the device.

OUTPUT CAPACITANCE: Capacitance from I_{OUT} to ground.

DIGITAL TO ANALOG GLITCH IMPULSE: The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-Secs or nV-Secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with $V_{IN} = \text{AGND}$.

PROPAGATION DELAY: This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.


WRITE CYCLE TIMING DIAGRAM




NOTES:
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V_{DD} . $V_{DD} = +5\text{V}$, $t_r = t_f = 20\text{ns}$.
2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$.

PIN CONFIGURATIONS

DIP



LCCC



NC = NO CONNECT

CIRCUIT DESCRIPTION

GENERAL CIRCUIT INFORMATION

The AD7111 consists of a 17-bit R-2R CMOS multiplying D/A converter with extensive digital logic. The logic translates the 8-bit binary input into a 17-bit word which is used to drive the D/A converter. Input data on the D7-D0 bus is loaded into the input data latches using \overline{CS} and \overline{WR} control signals. The rising edge of \overline{WR} latches the input data and initiates the internal data transfer to the decoder. A minimum time t_{RFSH} , the refresh time, is required for the data to propagate through the decoder before a new data write is attempted.

The transfer function for the circuit of Figure 1 is given by:

$$V_O = -V_{IN} 10 \exp - \frac{0.375 N}{20}$$

$$\text{or } \left| \frac{V_O}{V_{IN}} \right| \text{ dB} = -0.375 N$$

Where 0.375 is the step size (resolution) in dB and N is the input code in decimal for values 0 to 239. For $240 \leq N \leq 255$ the output is zero. Table I gives the output attenuation relative to 0dB for all possible input codes.

The graphs on the last page give a pictorial representation of the specified accuracy and monotonic ranges for all grades of the AD7111. High attenuation levels are specified with less accuracy than low attenuation levels. The range of monotonic behavior depends upon the attenuation step size used. For example, the AD7111L is guaranteed monotonic in 0.375dB steps from 0 to -54dB inclusive and in 0.75dB steps from 0 to -72dB inclusive. To achieve monotonic operation over the entire 88.5dB range it is necessary to select input codes so




Figure 1. Typical Circuit Configuration

that the attenuation step size at any point is consistent with the step size guaranteed for monotonic operation at that point.

EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows a simplified circuit of the D/A converter section of the AD7111 and Figure 3 gives an approximate equivalent circuit.

The current source $I_{LEAKAGE}$ is composed of surface and junction leakages and as with most semiconductor devices, approximately doubles every 10°C —see Figure 11. The resistor R_O as shown in Figure 3 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from $0.8R$ to $2R$. R is typically $11\text{k}\Omega$. C_{OUT} is the capacitance due to the N channel switches and varies from about 60pF to 185pF depending upon the digital input. For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A converters" which is available from Analog Devices, Publication Number G479-15-8/78.




Figure 2. Simplified D/A Circuit of AD7111




Figure 3. Equivalent Analog Output Circuit of AD7111

D3-D0	D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	0000	0.0	0.375	0.75	1.125	1.5	1.875	2.25	2.625	3.0	3.375	3.75	4.125	4.5	4.875	5.25	5.625
	0001	6.0	6.375	6.75	7.125	7.5	7.875	8.25	8.625	9.0	9.375	9.75	10.125	10.5	10.875	11.25	11.625
	0010	12.0	12.375	12.75	13.125	13.5	13.875	14.25	14.625	15.0	15.375	15.75	16.125	16.5	16.875	17.25	17.625
	0011	18.0	18.375	18.75	19.125	19.5	19.875	20.25	20.625	21.0	21.375	21.75	22.125	22.5	22.875	23.25	23.625
	0100	24.0	24.375	24.75	25.125	25.5	25.875	26.25	26.625	27.0	27.375	27.75	28.125	28.5	28.875	29.25	29.625
	0101	30.0	30.375	30.75	31.125	31.5	31.875	32.25	32.625	33.0	33.375	33.75	34.125	34.5	34.875	35.25	35.625
	0110	36.0	36.375	36.75	37.125	37.5	37.875	38.25	38.625	39.0	39.375	39.75	40.125	40.5	40.875	41.25	41.625
	0111	42.0	42.375	42.75	43.125	43.5	43.875	44.25	44.625	45.0	45.375	45.75	46.125	46.5	46.875	47.25	47.625
	1000	48.0	48.375	48.75	49.125	49.5	49.875	50.25	50.625	51.0	51.375	51.75	52.125	52.5	52.875	53.25	53.625
	1001	54.0	54.375	54.75	55.125	55.5	55.875	56.25	56.625	57.0	57.375	57.75	58.125	58.5	58.875	59.25	59.625
	1010	60.0	60.375	60.75	61.125	61.5	61.875	62.25	62.625	63.0	63.375	63.75	64.125	64.5	64.875	65.25	65.625
	1011	66.0	66.375	66.75	67.125	67.5	67.875	68.25	68.625	69.0	69.375	69.75	70.125	70.5	70.875	71.25	71.625
	1100	72.0	72.375	72.75	73.125	73.5	73.875	74.25	74.625	75.0	75.375	75.75	76.125	76.5	76.875	77.25	77.625
	1101	78.0	78.375	78.75	79.125	79.5	79.875	80.25	80.625	81.0	81.375	81.75	82.125	82.5	82.875	83.25	83.625
	1110	84.0	84.375	84.75	85.125	85.5	85.875	86.25	86.625	87.0	87.375	87.75	88.125	88.5	88.875	89.25	89.625
	1111	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE

Table I. Ideal Attenuation in dB vs. Input Code

DYNAMIC PERFORMANCE

The dynamic performance of the AD7111 will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Figure 4 shows a printed circuit layout which minimizes feedthrough from V_{IN} to the output in multiplying applications. Circuit layout is most important if the optimum performance of the AD7111 is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.




Figure 4. Suggested Layout for AD7111 and Op-Amp

It is recommended that when using the AD7111 with a high speed amplifier, a capacitor (C1) be connected in the feedback path as shown in Figure 1. This capacitor, which should be between 30pF and 50pF, compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 5 and 6 show the performance of the AD7111 using the AD517, a fully compensated high gain superbeta amplifier, and the AD544, a fast FET input amplifier. The performance without C1 is shown in the middle trace and the response with C1 in circuit is shown in the bottom trace.




Figure 5. Response of AD7111 with AD517




Figure 6. Response of AD7111 with AD544

In conventional CMOS D/A converter design parasitic capacitance in the N-channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result

from digital feedthrough. The AD7111 has been designed to minimize these glitches as much as possible.

For operation beyond 250kHz, capacitor C1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 6 and 12. In circuits where C1 is not included the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7111.

Feedthrough and absolute accuracy are sensitive to output leakage current effects. For this reason it is recommended that the operating temperature of the AD7111 be kept as close to 25°C as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 11.

Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7111 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

STATIC ACCURACY PERFORMANCE

The D/A converter section of the AD7111 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.

Amplifier input bias current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor R_{FB} . It is recommended that an amplifier with an input bias current of less than 10nA be used (e.g., AD517 or AD544) to minimize this offset.

Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7111 output impedance) varies as a function of attenuation level. This has the effect of varying the "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. It is recommended that an amplifier with less than 50µV of input offset be used (such as the AD517 or AD OP-07) in dc applications. Amplifiers with higher offset voltage may cause audible "thumps" in ac applications due to dc output changes.

The AD7111 accuracy is specified and tested using only the internal feedback resistor. Any Gain Error (i.e., mismatch of R_{FB} to the R-2R ladder) that may exist in the AD7111 D/A converter circuit results in a constant attenuation error over the whole range. The AD7111 accuracy is specified relative to 0dB attenuation, hence "Gain" trim resistors—R1 and R2 in Figure 1—can be used to adjust $V_{OUT} = V_{IN}$ precisely (i.e., 0dB attenuation) with input code 00000000. The accuracy and monotonic range specifications of the AD7111 are not affected in any way by this gain trim procedure. For the AD7111L/C/U grades, suitable values for R1 and R2 of Figure 1 are $R1 = 500\Omega$, $R2 = 180\Omega$; for the K/B/T grades suitable values are $R1 = 1000\Omega$, $R2 = 270\Omega$. For additional information on gain error the reader is referred to Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs" by Phil Burton available from Analog Devices Inc., Publication Number E630-10-6/81.

Typical Performance Characteristics




Figure 7. Typical Supply Current vs. Logic Input Level




Figure 8. Typical Attenuation Error for 0.75dB Steps




Figure 9. Typical Attenuation Error for 3dB Steps vs. Temperature




Figure 10. Accuracy Specification for K/B/T Grade Devices at $T_A = +25^\circ\text{C}$




Figure 11. Output Leakage Current vs. Temperature




Figure 12. Frequency Response with AD544 and AD517 Amplifiers




Figure 13. Distortion vs. Frequency Using AD544 Amplifier





Figure 14. Accuracy Specification for L/C/U Grade Devices at $T_A = +25^\circ\text{C}$

AD7224

FEATURES

8-Bit CMOS DAC with Output Amplifier
Operates with Single or Dual Supplies
Low Total Unadjusted Error:
Less than 1 LSB Over Temperature
μP-Compatible with Double Buffered Input
Standard 18-Pin DIPs and 20-Terminal Surface Mount Packages

AD7224 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7224 is a precision 8-bit, voltage-output, digital-to-analog converter with output amplifier and double buffered interface logic on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.

The double buffered interface logic consists of two 8-bit registers—an input register and a DAC register. Only the data held in the DAC register determines the analog output of the converter. The double buffering allows simultaneous update in a system containing multiple AD7224's. Both registers may be made transparent under control of three external lines, CS, WR and LDAC. With both registers transparent, the RESET line functions like a zero override; a useful function for system calibration cycles. All logic inputs are TTL and CMOS (5V) level compatible and the control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2V to +12.5V when using dual supplies. The part is also specified for single supply operation using a reference of +10V. The output amplifier is capable of developing +10V across a 2kΩ load.

The AD7224 is fabricated in an all ion-implanted high speed Linear Compatible CMOS (LC²MOS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

PRODUCT HIGHLIGHTS

- DAC and Amplifier on CMOS Chip:**
The single-chip design of the 8-bit DAC and output amplifier is inherently more reliable than multi-chip designs. CMOS fabrication means low power consumption (35mW typical with single supply).
- Low Total Unadjusted Error:**
The fabrication of the AD7224 on Analog Devices Linear Compatible CMOS (LC²MOS) process, coupled with a novel DAC switch-pair arrangement, enables an excellent total unadjusted error of less than 1LSB over the full operating temperature range.
- Single or Dual Supply Operation:**
The voltage-mode configuration of the AD7224 allows operation from a single power supply rail. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- Versatile Interface Logic**
The high speed logic allows direct interfacing to most microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7224 in multiple DAC systems. The part also features a zero override function.

ORDERING INFORMATION¹

Total Unadjusted Error (LSB)	Temperature Range and Package Options ²		
	0 to +70°C Plastic DIP (N-18)	-25°C to +85°C Hermetic DIP (Q-18)	-55°C to +125°C Hermetic DIP (Q-18)
±2	AD7224KN	AD7224BQ	AD7224TQ
±1	AD7224LN	AD7224CQ	AD7224UQ
	PLCC ³ (P-20A)		LCCC ⁴ (E-20A)
±2	AD7224KP		AD7224TE
±1	AD7224LP		AD7224UE

NOTES

¹To order MIL-STD-883 processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

DUAL SUPPLY $(V_{DD} = 11.4V \text{ to } 16.5V; V_{SS} = -5V \pm 10\%; AGND = DGND = 0V; V_{REF} = +2V \text{ to } (V_{DD} - 4V)^1$ unless otherwise stated). All specifications T_{min} to T_{max} unless otherwise noted.

Parameter	K, B, T Versions ²	L, C, U Versions	Units	Conditions/Comments
STATIC PERFORMANCE				
Resolution	8	8	Bits	$V_{DD} = +15V \pm 5\%, V_{REF} = +10V$
Total Unadjusted Error	± 2	± 1	LSB max	
Relative Accuracy	± 1	$\pm 1/2$	LSB max	Guaranteed Monotonic
Differential Nonlinearity	± 1	± 1	LSB max	
Full Scale Error	$\pm 3/2$	± 1	LSB max	$V_{DD} = 14V \text{ to } 16.5V, V_{REF} = +10V$
Full Scale Temperature Coefficient	± 20	± 20	ppm/ $^{\circ}C$ max	
Zero Code Error	± 30	± 20	mV max	
Zero Code Error Temperature Coefficient	± 50	± 30	$\mu V/^{\circ}C$ typ	
REFERENCE INPUT				
Voltage Range	2 to $(V_{DD} - 4)$	2 to $(V_{DD} - 4)$	V_{min} to V_{max}	Occurs when DAC is loaded with all 1's.
Input Resistance	8	8	k Ω min	
Input Capacitance ³	100	100	pF max	
DIGITAL INPUTS				
Input High Voltage, V_{INH}	2.4	2.4	V min	$V_{IN} = 0V \text{ or } V_{DD}$
Input Low Voltage, V_{INL}	0.8	0.8	V max	
Input Leakage Current	± 1	± 1	μA max	
Input Capacitance ³	8	8	pF max	
Input Coding	Binary	Binary		
DYNAMIC PERFORMANCE				
Voltage Output Slew Rate ³	2.5	2.5	V/ μs min	$V_{REF} = +10V$; Settling Time to $\pm 1/2$ LSB $V_{REF} = +10V$; Settling Time to $\pm 1/2$ LSB $V_{REF} = 0V$ $V_{OUT} = +10V$
Voltage Output Settling Time ³				
Positive Full Scale Change	5	5	μs max	
Negative Full Scale Change	7	7	μs max	
Digital Feedthrough	50	50	nV secs typ	
Minimum Load Resistance	2	2	k Ω min	
POWER SUPPLIES				
V_{DD} Range	11.4/16.5	11.4/16.5	V_{min}/V_{max}	For Specified Performance
V_{SS} Range	4.5/5.5	4.5/5.5	V_{min}/V_{max}	
I_{DD}				Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH} Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
@25 $^{\circ}C$	4	4	mA max	
T_{min} to T_{max}	6	6	mA max	
I_{SS}				Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH} Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
@25 $^{\circ}C$	3	3	mA max	
T_{min} to T_{max}	5	5	mA max	
SWITCHING CHARACTERISTICS^{3,4}				
t_1				Chip Select/Load DAC Pulse Width
@25 $^{\circ}C$	150	150	ns min	
T_{min} to T_{max}	200	200	ns min	
t_2				Write/Reset Pulse Width
@25 $^{\circ}C$	150	150	ns min	
T_{min} to T_{max}	200	200	ns min	
t_3				Chip Select/Load DAC to Write Setup Time
@25 $^{\circ}C$	0	0	ns min	
T_{min} to T_{max}	0	0	ns min	
t_4				Chip Select/Load DAC to Write Hold Time
@25 $^{\circ}C$	0	0	ns min	
T_{min} to T_{max}	0	0	ns min	
t_5				Data Valid to Write Setup Time
@25 $^{\circ}C$	90	90	ns min	
T_{min} to T_{max}	100	100	ns min	
t_6				Data Valid to Write Hold Time
@25 $^{\circ}C$	10	10	ns min	
T_{min} to T_{max}	10	10	ns min	

NOTES

¹Maximum possible reference voltage.

²Temperature ranges are as follows:

K, L Versions; 0 to +70 $^{\circ}C$

B, C Versions; -25 $^{\circ}C$ to +85 $^{\circ}C$

T, U Versions; -55 $^{\circ}C$ to +125 $^{\circ}C$

³Sample Tested at 25 $^{\circ}C$ by Product Assurance to ensure compliance.

⁴Switching characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

SINGLE SUPPLY

($V_{DD} = +15V \pm 5\%$; $V_{SS} = AGND = DGND = 0V$; $V_{REF} = +10V^1$ unless otherwise stated). All specifications T_{min} to T_{max} unless otherwise noted.

Parameter	K, B, T Versions ²	L, C, U Versions	Units	Conditions/Comments
STATIC PERFORMANCE				
Resolution	8	8	Bits	
Total Unadjusted Error	± 2	± 2	LSB max	
Differential Nonlinearity	± 1	± 1	LSB max	Guaranteed Monotonic
REFERENCE INPUT				
Input Resistance	8	8	k Ω min	
Input Capacitance ³	100	100	pF max	Occurs when DAC is loaded with all 1's.
DIGITAL INPUTS				
Input High Voltage, V_{INH}	2.4	2.4	V min	
Input Low Voltage, V_{INL}	0.8	0.8	V max	
Input Leakage Current	± 1	± 1	μ A max	$V_{IN} = 0V$ or V_{DD}
Input Capacitance ³	8	8	pF max	
Input Coding	Binary	Binary		
DYNAMIC PERFORMANCE				
Voltage Output Slew Rate ³	2	2	V/ μ s min	
Voltage Output Settling Time ³				
Positive Full Scale Change	5	5	μ s max	Settling Time to $\pm 1/2$ LSB
Negative Full Scale Change	20	20	μ s max	Settling Time to $\pm 1/2$ LSB
Digital Feedthrough ³	50	50	nV secs typ	$V_{REF} = 0V$
Minimum Load Resistance	2	2	k Ω min	$V_{OUT} = +10V$
POWER SUPPLIES				
V_{DD} Range	14.25/15.75	14.25/15.75	V_{min}/V_{max}	For Specified Performance
I_{DD}				
@25°C	4	4	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
T_{min} to T_{max}	6	6	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}

2

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to AGND	-0.3V, +17V
V_{DD} to DGND	-0.3V, +17V
V_{DD} to V_{SS}	-0.3V, +24V
AGND to DGND	-0.3V, V_{DD}
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{REF} to AGND	-0.3V, V_{DD}
V_{OUT} to AGND ¹	V_{SS} , V_{DD}
Power Dissipation (Any Package) to +75°C	450mW
Derates above 75°C by	6mW/°C
Operating Temperature	
Commerical (K, L Versions)	0 to +70°C
Industrial (B, C Versions)	-25°C to +85°C
Extended (T, U Versions)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

NOTES

¹The outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60mA.

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.




RESET	LDAC	WR	CS	Function
H	L	L	L	Both Registers are Transparent
H	X	H	X	Both Registers are Latched
H	H	X	H	Both Registers are Latched
H	H	L	L	Input Register Transparent
H	H	\uparrow	L	Input Register Latched
H	L	L	H	DAC Register Transparent
H	L	\uparrow	H	DAC Register Latched
L	X	X	X	Both Registers Loaded With All Zeros
\uparrow	H	H	H	Both Register Latched With All Zeros and Output Remains at Zero
\uparrow	L	L	L	Both Registers are Transparent and Output Follows Input Data

H = High State, L = Low State, X = Don't Care.
All control inputs are level triggered.


Table 1. AD7224 Truth Table

PIN CONFIGURATIONS

DIP



LCCC



PLCC





Figure 1. Input Control Logic





Figure 3. Unipolar Output Circuit



NOTES

1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V_{DD} .
 $t_r = t_f = 20\text{ns}$ OVER V_{DD} RANGE
2. TIMING MEASUREMENT REFERENCE LEVEL IS

$$\frac{V_{INH} + V_{INL}}{2}$$

Figure 2. Write Cycle Timing Diagram




Figure 4. Bipolar Output Circuit

AD7225

FEATURES

Four 8-Bit DACs with Output Amplifiers
Separate Reference Input for Each DAC
μP Compatible with Double-Buffered Inputs
Simultaneous Update of All Four Outputs
Operates with Single or Dual Supplies
No User Trims Required
Skinny 24-Pin DIPs and 28-Terminal Surface Mount Packages

GENERAL DESCRIPTION

The AD7225 contains four 8-bit voltage output digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. Each D/A converter has a separate reference input terminal. No external trims are required to achieve full specified performance for the part.

The double-buffered interface logic consists of two 8-bit registers per channel—an input register and a DAC register. Control inputs A0 and A1 determine which input register is loaded when \overline{WR} goes low. Only the data held in the DAC registers determines the analog outputs of the converters. The double-buffering allows simultaneous update of all four outputs under control of \overline{LDAC} . All logic inputs are TTL and CMOS (5V) level compatible and the control logic is speed compatible with most 8-bit microprocessors.


Specified performance is guaranteed for input reference voltages from +2V to +12.5V when using dual supplies. The part is also specified for single supply operation using a reference of +10V. Each output buffer amplifier is capable of developing +10V across a 2kΩ load.

The AD7225 is fabricated on an all ion-implanted high-speed Linear Compatible CMOS (LC² MOS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuitry on the same chip.

PRODUCT HIGHLIGHTS

- DACs and Amplifiers on CMOS Chip:**
The single-chip design of four 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and

AD7225 FUNCTIONAL BLOCK DIAGRAM



offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one end of the package and all digital inputs at the other.

- Single or Dual Supply Operation:**
The voltage-mode configuration of the AD7225 allows single supply operation. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- Versatile Interface Logic:**
The AD7225 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. The double-buffered interface allows simultaneous update of the four outputs.
- Separate Reference Input for Each DAC:**
The AD7225 offers great flexibility in dealing with input signals with a separate reference input provided for each DAC and each reference having variable input voltage capability.

ORDERING INFORMATION¹

Total Unadjusted Error (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-24)	Hermetic DIP (Q-24)	Hermetic DIP (Q-24)
±2	AD7225KN	AD7225BQ	AD7225TQ
±1	AD7225LN	AD7225CQ	AD7225UQ
	PLCC ³ (P-28A)		LCCC ⁴ (E-28A)
±2	AD7225KP		AD7225TE
±1	AD7225LP		AD7225UE

NOTES

¹To order MIL-STD-883 processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

DUAL SUPPLY $(V_{DD} = 11.4V \text{ to } 16.5V; V_{SS} = -5V \pm 10\%; AGND = DGND = 0V; V_{REF} = +2V \text{ to } (V_{DD} - 4V)^1$ unless otherwise stated). All specifications T_{min} to T_{max} unless otherwise noted.

Parameter	K, B Versions ²	L, C Versions ²	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error	± 2	± 1	± 2	± 1	LSB max	$V_{DD} = +15V \pm 5\%, V_{REF} = +10V$
Relative Accuracy	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	Guaranteed Monotonic
Full Scale Error	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Full Scale Temp. Coeff.	± 5	± 5	± 5	± 5	ppm/ $^{\circ}C$ typ	$V_{DD} = 14V \text{ to } 16.5V, V_{REF} = +10V$
Zero Code Error @ 25 $^{\circ}C$	± 25	± 15	± 25	± 15	mV max	
T_{min} to T_{max}	± 30	± 20	± 30	± 20	mV max	
Zero Code Error Temp Coeff.	± 30	± 30	± 30	± 30	$\mu V/^{\circ}C$ typ	
REFERENCE INPUT						
Voltage Range	2 to $(V_{DD} - 4)$	2 to $(V_{DD} - 4)$	2 to $(V_{DD} - 4)$	2 to $(V_{DD} - 4)$	V_{min} to V_{max}	
Input Resistance	11	11	11	11	k Ω min	
Input Capacitance ³	100	100	100	100	pF max	Occurs when each DAC is loaded with all 1's.
Channel-to-Channel Isolation ³	60	60	60	60	dB min	$V_{REF} = 10V$ p-p Sine Wave @ 10kHz
AC Feedthrough ^{3,4}	-70	-70	-70	-70	dB max	$V_{REF} = 10V$ p-p Sine Wave @ 10kHz
DIGITAL INPUTS						
Input High Voltage, V_{INH}	2.4	2.4	2.4	2.4	V min	
Input Low Voltage, V_{INL}	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	± 1	± 1	± 1	± 1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance ³	8	8	8	8	pF max	
Input Coding	Binary	Binary	Binary	Binary		
DYNAMIC PERFORMANCE						
Voltage Output Slew Rate ³	2.5	2.5	2.5	2.5	V/ μs min	
Voltage Output Settling Time ³						
Positive Full Scale Change	5	5	5	5	μs max	$V_{REF} = +10V$; Settling Time to $\pm 1/2$ LSB
Negative Full Scale Change	5	5	5	5	μs max	$V_{REF} = +10V$; Settling Time to $\pm 1/2$ LSB
Digital Feedthrough ^{3,4}	50	50	50	50	nV secs typ	Code transition all 0's to all 1's.
Digital Crosstalk ³	50	50	50	50	nV secs typ	Code transition all 0's to all 1's.
Minimum Load Resistance	2	2	2	2	k Ω min	$V_{OUT} = +10V$
POWER SUPPLIES						
V_{DD} Range	11.4/16.5	11.4/16.5	11.4/16.5	11.4/16.5	V_{min}/V_{max}	For Specified Performance
I_{DD}	10	10	12	12	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
I_{SS}	9	9	10	10	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
SWITCHING CHARACTERISTICS^{3,5}						
t_1						
@ 25 $^{\circ}C$	95	95	95	95	ns min	Write Pulse Width
T_{min} to T_{max}	120	120	150	150	ns min	
t_2						
@ 25 $^{\circ}C$	0	0	0	0	ns min	Address to Write Setup Time
T_{min} to T_{max}	0	0	0	0	ns min	
t_3						
@ 25 $^{\circ}C$	0	0	0	0	ns min	Address to Write Hold Time
T_{min} to T_{max}	0	0	0	0	ns min	
t_4						
@ 25 $^{\circ}C$	70	70	70	70	ns min	Data Valid to Write Setup Time
T_{min} to T_{max}	90	90	90	90	ns min	
t_5						
@ 25 $^{\circ}C$	10	10	10	10	ns min	Data Valid to Write Hold Time
T_{min} to T_{max}	10	10	10	10	ns min	
t_6						
@ 25 $^{\circ}C$	95	95	95	95	ns min	Load DAC Pulse Width
T_{min} to T_{max}	120	120	150	150	ns min	

NOTES

¹Maximum possible reference voltage.

²Temperature ranges are as follows:

K, L Versions; 0 to +70 $^{\circ}C$

B, C Versions; -25 $^{\circ}C$ to +85 $^{\circ}C$

T, U Versions; -55 $^{\circ}C$ to +125 $^{\circ}C$

³Sample Tested at 25 $^{\circ}C$ to ensure compliance.

⁴Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

⁵Switching characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



SINGLE SUPPLY

($V_{DD} = +15V \pm 5\%$, $V_{SS} = AGND = DGND = 0V$, $V_{REF} = +10V^1$ unless otherwise stated). All specifications T_{min} to T_{max} unless otherwise noted.

Parameter	K, B Versions ²	L, C Versions ²	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error	± 2	± 1	± 2	± 1	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	Guaranteed Monotonic
REFERENCE INPUT						
Input Resistance	11	11	11	11	k Ω min	
Input Capacitance ³	100	100	100	100	pF max	Occurs when each DAC is loaded with all 1's.
Channel-to-Channel Isolation	60	60	60	60	dB min	$V_{REF} = 10V$ p-p Sine Wave @ 10kHz
AC Feedthrough ^{3,4}	-70	-70	-70	-70	dB max	$V_{REF} = 10V$ p-p Sine Wave @ 10kHz
DIGITAL INPUTS						
Input High Voltage, V_{INH}	2.4	2.4	2.4	2.4	V min	
Input Low Voltage, V_{INL}	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	± 1	± 1	± 1	± 1	μA max	$V_{IN} = 0V$ or V_{DD}
Input Capacitance ⁵	8	8	8	8	pF max	
Input Coding	Binary	Binary	Binary	Binary		
DYNAMIC PERFORMANCE						
Voltage Output Slew Rate ³	2	2	2	2	V/ μs min	
Voltage Output Settling Time ³						
Positive Full Scale Change	5	5	5	5	μs max	Settling Time to $\pm 1/2$ LSB
Negative Full Scale Change	7	7	7	7	μs max	Settling Time to $\pm 1/2$ LSB
Digital Feedthrough ^{3,4}	50	50	50	50	nV secs typ	Code transition all 0's to all 1's.
Digital Crosstalk ³	50	50	50	50	nV secs typ	Code transition all 0's to all 1's.
Minimum Load Resistance	2	2	2	2	k Ω min	$V_{OUT} = +10V$
POWER SUPPLIES						
V_{DD} Range	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	V_{min}/V_{max}	For Specified Performance
I_{DD}	10	10	12	12	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}

2

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to AGND	-0.3V, +17V
V_{DD} to DGND	-0.3V, +17V
V_{DD} to V_{SS}	-0.3V, +24V
AGND to DGND	-0.3V, V_{DD}
Digital Input Voltage to DGND	-0.3V, V_{DD}
V_{REF} to AGND	-0.3V, V_{DD}
V_{OUT} to AGND ¹	V_{SS} , V_{DD}
Power Dissipation (Any Package) to +75°C	500mW
Derates above 75°C by	2.0mW/°C
Operating Temperature	
Commercial (K, L Versions)	0 to +70°C
Industrial (B, C Versions)	-25°C to +85°C


Extended (T, U Versions) -55°C to +125°C
 Storage Temperature -65°C to +150°C
 Lead Temperature (Soldering, 10secs) +300°C

NOTES

¹Outputs may be shorted to any voltage in the range V_{SS} to V_{DD} provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to AGND or V_{SS} is 50mA.

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATIONS



CIRCUIT INFORMATION

D/A SECTION

The AD7225 contains four, identical, 8-bit voltage-mode digital-to-analog converters. Each D/A converter has a separate reference input. The output voltages from the converters have the same polarity as the reference voltages, allowing single supply operation. A novel DAC switch pair arrangement on the AD7225 allows a reference voltage range from +2V to +12.5V on each reference input.

Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS, single-pole, double-throw switches. The simplified circuit diagram for channel A is shown in Figure 1. Note that AGND is common to all four DACs.




Figure 1. D/A Simplified Circuit Diagram

The input impedance at any of the reference inputs is code dependent and can vary from 11kΩ minimum to infinity. The lowest input impedance at any reference input occurs when that DAC is loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminals is also code dependent and typically varies from 15pF to 35pF.

Each V_{OUT} pin can be considered as a digitally programmable voltage source with an output voltage of:

$$V_{OUTX} = D_X \cdot V_{REFX}$$

where D_X is fractional representation of the digital input code and can vary from 0 to 255/256.

The output impedance is that of the output buffer amplifier.

OP-AMP SECTION

Each voltage mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is capable of developing +10V across a 2kΩ load and can drive capacitive loads of 3300pF.

The AD7225 can be operated single or dual supply; operating with dual supplies results in enhanced performance in some parameters which cannot be achieved with single supply operation. In single supply operation ($V_{SS} = 0V = AGND$) the sink capability of the amplifier, which is normally 400μA, is reduced as the output voltage nears AGND. The full sink capability of 400μA is maintained over the full output voltage range by tying V_{SS} to -5V. This is indicated in Figure 2.

Settling-time for negative-going output signals approaching AGND is similarly affected by V_{SS} . Negative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by V_{SS} .




Figure 2. Variation of I_{SINK} with V_{OUT}

Additionally, the negative V_{SS} gives more headroom to the output amplifiers which results in better zero code performance and improved slew-rate at the output, than can be obtained in the single supply mode.

DIGITAL SECTION

The AD7225 digital inputs are compatible with either TTL or 5V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than 1nA. Internal input protection is achieved by an on-chip distributed diode between DGND and each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails (V_{DD} and DGND) as practically possible.

INTERFACE LOGIC INFORMATION

The AD7225 contains two registers per DAC, an input register and a DAC register. Address lines A0 and A1 select which input register will accept data from the input port. When the \overline{WR} signal is LOW, the input latches of the selected DAC are transparent. The data is latched into the addressed input register on the rising edge of \overline{WR} . Table I shows the addressing for the input registers on the AD7225.

Only the data held in the DAC register determines the analog output of the converter. The \overline{LDAC} signal is common to all four DACs and controls the transfer of information from the input registers to the DAC registers. Data is latched into all four DAC registers simultaneously on the rising edge of \overline{LDAC} . The \overline{LDAC} signal is level triggered and therefore the DAC

A1	A0	Selected Input Register
L	L	DACA Input Register
L	H	DACB Input Register
H	L	DACC Input Register
H	H	DACD Input Register

Table I. AD7225 Addressing

registers may be made transparent by tying $\overline{\text{LDAC}}$ LOW (in this case the outputs of the converters will respond to the data held in their respective input latches). $\overline{\text{LDAC}}$ is an asynchronous signal and is independent of $\overline{\text{WR}}$. This is useful in many applications. However, in systems where the asynchronous $\overline{\text{LDAC}}$ can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. In other words, if $\overline{\text{LDAC}}$ is activated prior to the rising edge of $\overline{\text{WR}}$ (or $\overline{\text{WR}}$ occurs during $\overline{\text{LDAC}}$), then $\overline{\text{LDAC}}$ must stay LOW for t_6 or longer after $\overline{\text{WR}}$ goes HIGH to ensure correct data is latched through to the output. Table II shows the truth table for AD7225 operation. Figure 3 shows the input control logic for the part and the write cycle timing diagram is given in Figure 4.





Figure 3. Input Control Logic

$\overline{\text{WR}}$	$\overline{\text{LDAC}}$	Function
H	H	No Operation. Device not selected
L	H	Input Register of Selected DAC Transparent
\uparrow	H	Input Register of Selected DAC Latched
H	L	All Four DAC Registers Transparent (i.e. Outputs respond to data held in respective input registers)
H	\uparrow	Input Registers are Latched
L	\uparrow	All Four DAC Registers Latched
L	L	DAC Registers and Selected Input Register Transparent
		Output follows Input Data for Selected Channel.

Table II. AD7225 Truth Table



- NOTES
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V
 $t_2 = t_3 = 20\text{ns}$ OVER V_{DD} RANGE
 2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IINH} + V_{IINL}}{2}$
 3. IF $\overline{\text{LDAC}}$ IS ACTIVATED PRIOR TO THE RISING EDGE OF $\overline{\text{WR}}$ THEN IT MUST STAY LOW FOR t_6 OR LONGER AFTER $\overline{\text{WR}}$ GOES HIGH.

Figure 4. Write Cycle Timing Diagram

UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD7225, with the output voltage having the same positive polarity as V_{REF} . The AD7225 can be operated single supply ($V_{SS} = \text{AGND}$) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative V_{SS}). Connections for the unipolar output operation are shown in Figure 5. The voltage at any of the reference inputs must never be negative




Figure 5. Unipolar Output Circuit

with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table III.

DAC Latch Contents	Analog Output	
MSB	LSB	
1111	1111	$+V_{REF} \left(\frac{255}{256} \right)$
1000	0001	$+V_{REF} \left(\frac{129}{256} \right)$
1000	0000	$+V_{REF} \left(\frac{128}{256} \right) = +\frac{V_{REF}}{2}$
0111	1111	$+V_{REF} \left(\frac{127}{256} \right)$
0000	0001	$+V_{REF} \left(\frac{1}{256} \right)$
0000	0000	0V

Note: $1\text{LSB} = (V_{REF})(2^{-8}) = V_{REF} \left(\frac{1}{256} \right)$

Table III. Unipolar Code Table

BIPOLAR OUTPUT OPERATION

Each of the DACs of the AD7225 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 6 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the AD7225. In this case

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \cdot (D_A V_{REF}) - \left(\frac{R2}{R1}\right) \cdot (V_{REF})$$

With $R1 = R2$

$$V_{OUT} = (2D_A - 1) \cdot V_{REF}$$

where D_A is a fractional representation of the digital word in latch A. ($0 \leq D_A \leq 255/256$)

Mismatch between $R1$ and $R2$ causes gain and offset errors and, therefore, these resistors must match and track over temperature. Once again the AD7225 can be operated in single supply or from positive/negative supplies. Table IV shows the digital code versus output voltage relationship for the circuit of Figure 6 with $R1 = R2$.




Figure 6. AD7225 Bipolar Output Circuit

DAC Latch Contents		Analog Output
MSB	LSB	
1 1 1 1	1 1 1 1	$+V_{REF} \left(\frac{127}{128}\right)$
1 0 0 0	0 0 0 1	$+V_{REF} \left(\frac{1}{128}\right)$
1 0 0 0	0 0 0 0	0V
0 1 1 1	1 1 1 1	$-V_{REF} \left(\frac{1}{128}\right)$
0 0 0 0	0 0 0 1	$-V_{REF} \left(\frac{127}{128}\right)$
0 0 0 0	0 0 0 0	$-V_{REF} \left(\frac{128}{128}\right) = -V_{REF}$

Table IV. Bipolar (Offset Binary) Code Table

AC REFERENCE SIGNAL

In some applications it may be desirable to have ac reference signals. The AD7225 has multiplying capability within the upper ($V_{DD} - 4V$) and lower (2V) limits of reference voltage when operated with dual supplies. Therefore ac signals need to be ac coupled and biased up before being applied to the reference inputs. Figure 7 shows a sine wave signal applied to $V_{REF A}$. For input signal frequencies up to 50kHz the output distortion typically remains less than 0.1%. The typical 3dB bandwidth figure for small signal inputs is 800kHz.




Figure 7. Applying an AC Signal to the AD7225

GROUND MANAGEMENT AND LAYOUT

Since the AD7225 contains four reference inputs which can be driven from ac sources (see AC REFERENCE SIGNAL section) careful layout and grounding is important to minimize analog crosstalk between the four channels. The dynamic performance of the four DACs depends upon the optimum choice of board layout. Figure 8 shows the relationship between input frequency and channel-to-channel isolation. Figure 9 shows a printed circuit board layout which is aimed at minimizing crosstalk and feed-through. The four input signals are screened by AGND. V_{REF} was limited to between 2V and 3.24V to avoid slew rate limiting effects from the output amplifier during measurements.




Figure 8. Channel-to-Channel Isolation




Figure 9. Suggested PCB Layout for AD7225. Layout Shows Component Side (Top View)

AD7226

FEATURES

Four 8-Bit DACs with Output Amplifiers
Skinny 20-Pin DIPs and 20-Terminal
Surface Mount Packages
Microprocessor Compatible
TTL/CMOS Compatible
No User Trims
Single Supply Operation Possible

APPLICATIONS

Process Control
Automatic Test Equipment
Automatic Calibration of Large System Parameters
e.g., Gain/Offset

GENERAL DESCRIPTION

The AD7226 contains four 8-bit voltage-output digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.

Separate on-chip latches are provided for each of the four D/A converters. Data is transferred into one of these data latches through a common 8-bit TTL/CMOS (5V) compatible input port. Control inputs A0 and A1 determine which DAC is loaded when \overline{WR} goes low. The control logic is speed-compatible with most 8-bit microprocessors.

Each D/A converter includes an output buffer amplifier capable of driving up to 5mA of output current. The amplifiers' offsets are laser-trimmed during manufacture, thereby eliminating any requirement for offset nulling.

Specified performance is guaranteed for input reference voltages from +2V to +12.5V with dual supplies. The part is also specified for single supply operation at a reference of +10V.

The AD7226 is fabricated in an all ion-implanted high speed Linear Compatible CMOS (LC²MOS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

ORDERING INFORMATION¹

ORDERING INFORMATION¹

Total Unadjusted Error (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
±2	Plastic DIP (N-20) AD7226KN	Hermetic DIP (Q-20) AD7226BQ	Hermetic DIP (Q-20) AD7226TQ
	PLCC ³ (P-20A) AD7226KP		LC ² CC ⁴ (E-20A) AD7226TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.


Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LC²CC: Leadless Ceramic Chip Carrier.

AD7226 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- DAC-to-DAC Matching:**
Since all four DACs are fabricated on the same chip at the same time, precise matching and tracking between the DACs is inherent.
- Single Supply Operation:**
The voltage mode configuration of the DACs allows the AD7226 to be operated from a single power supply rail.
- Microprocessor Compatibility:**
The AD7226 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered.
- Small Size:**
Combining four DACs and four op-amps plus interface logic into either a small, 0.3" wide, 20-pin DIP or a 20-terminal surface mount package allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all the analog inputs and outputs at one end of the package and all the digital inputs at the other.

CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent



damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

SPECIFICATIONS

DUAL SUPPLY $(V_{DD} = 11.4V \text{ to } 16.5V; V_{SS} = -5V \pm 10\%; AGND = DGND = 0V; V_{REF} = 2V \text{ to } (V_{DD} - 4V)^1$ unless otherwise stated). All specifications T_{MIN} to T_{MAX} unless otherwise noted.

Parameter	K, B, T Versions ²	Units	Conditions/Comments
STATIC PERFORMANCE			
Resolution	8	Bits	
Total Unadjusted Error	± 2	LSB max	$V_{DD} = +15V \pm 5\%, V_{REF} = +10V$
Relative Accuracy	± 1	LSB max	
Differential Nonlinearity	± 1	LSB max	Guaranteed Monotonic
Full Scale Error	$\pm 1 \frac{1}{2}$	LSB max	
Full Scale Temperature Coefficient	± 20	ppm/°C typ	$V_{DD} = 14V \text{ to } 16.5V, V_{REF} = +10V$
Zero Code Error	± 30	mV max	
Zero Code Error Temperature Coefficient	± 50	$\mu V/°C$ typ	
REFERENCE INPUT			
Voltage Range	2 to $(V_{DD} - 4)$	V_{MIN} to V_{MAX}	
Input Resistance	2	k Ω min	
Input Capacitance ³	65	pF min	Occurs when each DAC loaded with all 0's.
	300	pF max	Occurs when each DAC loaded with all 1's.
DIGITAL INPUTS			
Input High Voltage, V_{INH}	2.4	V min	
Input Low Voltage, V_{INL}	0.8	V max	
Input Leakage Current	± 1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance	8	pF max	
Input Coding	Binary		
DYNAMIC PERFORMANCE			
Voltage Output Slew Rate ⁴	2.5	V/ μs min	
Voltage Output Settling Time ⁴			
Positive Full Scale Change	5	μs max	$V_{REF} = +10V$; Settling Time to $\pm 1/2LSB$
Negative Full Scale Change	7	μs max	$V_{REF} = +10V$; Settling Time to $\pm 1/2LSB$
Digital Crosstalk	50	nV secs typ	
Minimum Load Resistance	2	k Ω min	$V_{OUT} = +10V$
POWER SUPPLIES			
V_{DD} Range	11.4/16.5	V_{MIN}/V_{MAX}	For Specified Performance
I_{DD}	13	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH} .
I_{SS}	11	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH} .
SWITCHING CHARACTERISTICS^{4,5}			
Address to Write Setup Time, t_{AS}			
@25°C	0	ns min	
T_{MIN} to T_{MAX}	0	ns min	
Address to Write Hold Time, t_{AH}			
@25°C	10	ns min	
T_{MIN} to T_{MAX}	10	ns min	
Data Valid to Write Setup Time, t_{DS}			
@25°C	90	ns min	
T_{MIN} to T_{MAX}	100	ns min	
Data Valid to Write Hold Time, t_{DH}			
@25°C	10	ns min	
T_{MIN} to T_{MAX}	10	ns min	
Write Pulse Width, t_{WR}			
@25°C	150	ns min	
T_{MIN} to T_{MAX}	200	ns min	

NOTES

¹Maximum possible reference voltage.

²Temperature ranges are as follows:

K Version; 0 to +70°C

B Version; -25°C to +85°C

T Version; -55°C to +125°C

³Guaranteed by design. Not production tested.

⁴Sample Tested at 25°C to ensure compliance.

⁵Switching Characteristics apply for both single and dual supply operation.

Specifications subject to change without notice.

SINGLE SUPPLY

($V_{DD} = +15V \pm 5\%$; $V_{SS} = AGND = DGND = 0V$; $V_{REF} = +10V^1$
unless otherwise stated). All specifications T_{MIN} to T_{MAX} unless otherwise noted.

Parameter	K, B, T Versions ²	Units	Conditions/Comments
STATIC PERFORMANCE			
Resolution	8	Bits	
Total Unadjusted Error	± 2	LSB max	
Differential Nonlinearity	± 1	LSB max	Guaranteed Monotonic
REFERENCE INPUT			
Input Resistance	2	k Ω min	
Input Capacitance ³	65	pF min	Occurs when each DAC loaded with all 0's.
	300	pF max	Occurs when each DAC loaded with all 1's.
DIGITAL INPUTS			
Input High Voltage, V_{INH}	2.4	V min	
Input Low Voltage, V_{INL}	0.8	V max	
Input Leakage Current	± 1	μA max	$V_{IN} = 0V$ or V_{DD}
Input Capacitance	8	pF max	
Input Coding	Binary		
DYNAMIC PERFORMANCE			
Voltage Output Slew Rate ⁴	2	V/ μs min	
Voltage Output Settling Time ⁴			
Positive Full Scale Change	5	μs max	Settling Time to $\pm 1/2$ LSB
Negative Full Scale Change	20	μs max	Settling Time to $\pm 1/2$ LSB
Digital Crosstalk	50	nV secs typ	
Minimum Load Resistance	2	k Ω min	$V_{OUT} = +10V$
POWER SUPPLIES			
V_{DD} Range	14.25 to 15.75	V_{MIN}/V_{MAX}	For Specified Performance
I_{DD}	13	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to AGND	-0.3V, +17V
V_{DD} to DGND	-0.3V, +17V
V_{SS} to AGND	-7V, V_{DD}
V_{SS} to DGND	-7V, V_{DD}
V_{DD} to V_{SS}	-0.3V, +24V
AGND to DGND	-0.3V, V_{DD}
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{REF} to AGND	-0.3V, V_{DD}
V_{OUT} to AGND ¹	V_{SS} , V_{DD}
Power Dissipation (Any Package) to +75°C	500mW
Derates above 75°C by	2.0mW/°C
Operating Temperature	
Commerical (K Version)	0 to +70°C




Industrial (B Version)	-25°C to +85°C
Extended (T Version)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

NOTES

¹Outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60mA.

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATIONS



INTERFACE LOGIC INFORMATION

Address lines A0 and A1 select which DAC will accept data from the input port. Table I shows the selection table for the four DACs with Figure 1 showing the input control logic. When the \overline{WR} signal is LOW, the input latches of the selected DAC are transparent and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of \overline{WR} . While \overline{WR} is high the analog outputs remain at the value corresponding to the data held in their respective latches.

AD7226 Control Inputs			AD7226 Operation
\overline{WR}	A1	A0	
H	X	X	No Operation Device Not Selected
L	L	L	DACA Transparent
	L	L	DACA Latched
L	L	H	DACB Transparent
	L	H	DACB Latched
L	H	L	DACC Transparent
	H	L	DACC Latched
L	H	H	DACD Transparent
	H	H	DACD Latched

L = Low State, H = High State, X = Don't Care

Table I. AD7226 Truth Table





Figure 1. Input Control Logic



NOTES

- ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V_{DD} .
 $t_r = t_f = 20\text{ns}$ OVER V_{DD} RANGE
- TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{INH} + V_{INL}}{2}$
- SELECTED INPUT LATCH IS TRANSPARENT WHILE \overline{WR} IS LOW, THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS.

Figure 2. Write Cycle Timing Diagram

Unipolar Output Operation

This is the basic mode of operation for each channel of the AD7226, with the output voltages having the same positive polarity as $+V_{REF}$. The AD7226 can be operated single supply ($V_{SS} = \text{AGND}$) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative V_{SS}). Note that the voltage at V_{REF} must never be negative with respect to DGND in order to prevent parasitic transistor turn-on. Connections for the unipolar output operation are shown in Figure 3.




Figure 3. Unipolar Output Circuit

Bipolar Output Operation

Each of the DACs of the AD7226 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 4 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the AD7226. In this case

$$V_{OUT} = \left(1 + \frac{R_2}{R_1}\right) \cdot (D_A V_{REF}) - \left(\frac{R_2}{R_1}\right) \cdot (V_{REF})$$

$$\text{With } R_1 = R_2$$

$$V_{OUT} = (2D_A - 1) \cdot V_{REF}$$

where D_A is a fractional representation of the digital word in latch A.

Mismatch between R_1 and R_2 causes gain and offset errors and therefore these resistors must match and track over temperature. Once again the AD7226 can be operated in single supply or from positive/negative supplies.




Figure 4. AD7226 Bipolar Output Circuit

GROUND MANAGEMENT

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7226. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7226 AGND and DGND pins (IN914 or equivalent).

3-PHASE SINE WAVE

The circuit of Figure 5 shows an application of the AD7226 in the generation of 3-phase sine waves which can be used to control small 3-phase motors. The proper codes for synthesising a full sine wave are stored in EPROM, with the required phase-shift of 120° between the three D/A converter outputs being generated in software.

Data is loaded into the three D/A converters from the sine EPROM via the microprocessor or control logic. Three loops are generated in software with each D/A converter being loaded from a separate loop. The loops run through the look-up table producing successive triads of sinusoidal values with 120° separation which are loaded to the D/A converters producing 3 sine wave voltages 120° apart. A complete sine wave cycle is generated by stepping through the full look-up table. If a 256-element sine wave table is used then the resolution of the circuit will be 1.4°




Figure 5. 3-Phase Sine Wave Generation Circuit

(360°/256). Figure 7 shows typical resulting waveforms. The sine waves can be smoothed by filtering the D/A converter outputs.

The fourth D/A converter of the AD7226, DAC D, may be used in a feedback configuration to provide a programmable reference voltage for itself and the other three converters. This configuration is shown in Figure 5. The relationship of V_{REF} to V_{IN} is dependent upon digital code and upon the ratio of R_F to R and is given by the formula

$$V_{REF} = \frac{(1 + G)}{(1 + G \cdot D_D)} \cdot V_{IN}$$

where $G = R_F/R$

and D_D is a fractional representation of the digital word in latch D.

Alternatively, for a given V_{IN} and resistance ratio, the required value of D_D for a given value of V_{REF} can be determined from the expression

$$D_D = (1 + R/R_F) \cdot \frac{V_{REF}}{V_{IN}} - \frac{R}{R_F}$$

Figure 6 shows typical plots of V_{REF} versus digital code for three different values of R_F . With $V_{IN} = +2.5V$ and $R_F = 3R$ the peak-to-peak sine wave voltage from the converter outputs will vary between +2.5V and +10V over the digital input code range of 0 to 255.




Figure 6. Variation of V_{REF} with Feedback Configuration




Figure 7. 3-Phase Sine Wave Output

STAIRCASE WINDOW COMPARATOR

In many test systems, it is important to be able to determine whether some parameter lies within defined limits. The staircase window comparator of Figure 8a is a circuit which can be used, for example, to measure the V_{OH} and V_{OL} thresholds of a TTL device under test. Upper and lower limits on both V_{OH} and V_{OL} can be programmably set using the AD7226. Each adjacent pair of comparators forms a window of programmable size. If V_{TEST} lies within a window then the output for that window will be high. With a reference of 2.56V applied to the V_{REF} input, the minimum window size is 10mV.




Figure 8a. Logic Level Measurement




Figure 8b. Window Structure

The circuit can easily be adapted to allow for overlapping of windows as shown in Figure 9a. If the three outputs from this circuit are decoded then five different nonoverlapping programmable windows can again be defined.




Figure 9a. Overlapping Windows




Figure 9b. Window Structure

OFFSET ADJUST

Figure 10 shows how the AD7226 can be used to provide programmable input offset voltage adjustment for the AD544 op amp. Each output of the AD7226 can be used to trim the input offset voltage on one AD544. The 620k Ω resistor tied to +10V provides a fixed bias current to one offset node. For symmetrical adjustment, this bias current should equal the current in the other offset node with the half-full scale code (i.e. 10000000) on the DAC. Changing the code on the DAC varies the bias current and hence provides offset adjust for the AD544. For example, the input offset voltage on the AD544J, which has a maximum of $\pm 2\text{mV}$, can be programmably trimmed to $\pm 10\mu\text{V}$.




Figure 10. Offset Adjust for AD544

FEATURES

Eight 8-Bit DACs with Output Amplifiers
Operates with Single or Dual Supplies
μP Compatible (95ns \overline{WR} pulse)
No User Trims Required
Skinny 20-Pin DIPs and 20-Terminal Surface Mount Packages


GENERAL DESCRIPTION

The AD7228 contains eight 8-bit voltage-mode digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.

Separate on-chip latches are provided for each of the eight D/A converters. Data is transferred into the data latches through a common 8-bit TTL/CMOS (5V) compatible input port. Address inputs A0, A1 and A2 determine which latch is loaded when \overline{WR} goes low. The control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 to +10V when using dual supplies. The part is also specified for single supply operation using a reference of +10V. Each output buffer amplifier is capable of developing +10V across a 2kΩ load.

The AD7228 is fabricated on an all ion-implanted, high-speed, Linear Compatible CMOS (LC²MOS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuits on the same chip.

AD7228 FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

- Eight DACs and Amplifiers in Small Package:**
 The single-chip design of eight 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one side of the package and all digital inputs at the other.
- Single or Dual Supply Operation:**
 The voltage-mode configuration of the DACs allows single supply operation of the AD7228. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- Microprocessor Compatibility:**
 The AD7228 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered and speed compatible with most high-performance 8-bit microprocessors.

SPECIFICATIONS

DUAL SUPPLY ($V_{DD} = 10.8V$ to $16.5V$; $V_{SS} = -5V \pm 10\%$; $GND = 0V$; $V_{REF} = +2V$ to $+10V^1$;
 $R_L = 2k\Omega$, $C_L = 100pF$ unless otherwise stated.) All specifications T_{min} to T_{max} unless otherwise noted.

Parameter	K, B Versions ²	L, C Versions	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	$V_{DD} = +15V \pm 10\%$, $V_{REF} = +10V$
Total Unadjusted Error ³	± 2	± 1	± 2	± 1	LSB max	
Relative Accuracy	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	Guaranteed Monotonic Typical tempco is 5ppm/°C with $V_{REF} = +10V$
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	
Full-Scale Error ⁴	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Zero Code Error @ 25°C	± 25	± 15	± 25	± 15	mV max	Typical tempco is 30 μ V/°C
T_{min} to T_{max}	± 30	± 20	± 30	± 20	mV max	
Minimum Load Resistance	2	2	2	2	k Ω min	$V_{OUT} = +10V$
REFERENCE INPUT						
Voltage Range ¹	2 to 10	2 to 10	2 to 10	2 to 10	V_{min} to V_{max}	Occurs when each DAC is loaded with all 1s. $V_{REF} = 8V$ p-p Sine Wave @ 10kHz/
Input Resistance	2	2	2	2	k Ω min	
Input Capacitance ⁵	500	500	500	500	pF max	
AC Feedthrough	-70	-70	-70	-70	dB typ	
DIGITAL INPUTS						
Input High Voltage, V_{INH}	2.4	2.4	2.4	2.4	V min	$V_{IN} = 0V$ or V_{DD}
Input Low Voltage, V_{INL}	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	± 1	± 1	± 1	± 1	μ A max	
Input Capacitance ⁵	8	8	8	8	pF max	
Input Coding	Binary	Binary	Binary	Binary		
DYNAMIC PERFORMANCE⁵						
Voltage Output Slew Rate	2	2	2	2	V/ μ s min	$V_{REF} = +10V$; Settling Time to $\pm 1/2LSB$ $V_{REF} = +10V$; Settling Time to $\pm 1/2LSB$ Code transition all 0s to all 1s. $V_{REF} = 0V$; $\overline{WR} = V_{DD}$ Code transition all 0s to all 1s. $V_{REF} = +10V$; $\overline{WR} = 0V$
Voltage Output Settling Time Positive Full-Scale Change	5	5	5	5	μ s max	
Negative Full-Scale Change	5	5	5	5	μ s max	
Digital Feedthrough	50	50	50	50	nV secs typ	
Digital Crosstalk ⁶	50	50	50	50	nVsecs typ	
POWER SUPPLIES						
V_{DD} Range	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	V_{min}/V_{max}	For Specified Performance For Specified Performance Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
V_{SS} Range	-4.5/-5.5	-4.5/-5.5	-4.5/-5.5	-4.5/-5.5	V_{min}/V_{max}	
I_{DD} @25°C	16	16	16	16	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
T_{min} to T_{max}	20	20	22	22	mA max	
I_{SS} @25°C	14	14	14	14	mA max	
T_{min} to T_{max}	18	18	20	20	mA max	

SINGLE SUPPLY⁷ ($V_{DD} = +15V \pm 10\%$, $V_{SS} = GND = 0V$; $V_{REF} = +10V$; $R_L = 2k\Omega$, $C_L = 100pF$
 unless otherwise stated.) All specifications T_{min} to T_{max} unless otherwise noted.

Parameter	K, B Versions ²	L, C Versions	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	Guaranteed Monotonic $V_{OUT} = +10V$
Total Unadjusted Error ³	± 2	± 1	± 2	± 1	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	Guaranteed Monotonic $V_{OUT} = +10V$
Minimum Load Resistance	2	2	2	2	k Ω min	
REFERENCE INPUT						
Input Resistance	2	2	2	2	k Ω min	Occurs when each DAC is loaded with all 1s.
Input Capacitance ⁵	500	500	500	500	pF max	
DIGITAL INPUTS						
As per Dual Supply Specifications						
DYNAMIC PERFORMANCE⁵						
Voltage Output Slew Rate	2	2	2	2	V/ μ s min	Settling Time to $\pm 1/2LSB$ Settling Time to $\pm 1/2LSB$ Code transition all 0s to all 1s. $V_{REF} = 0V$; $\overline{WR} = V_{DD}$ Code transition all 0s to all 1s. $V_{REF} = +10V$; $\overline{WR} = 0V$.
Voltage Output Settling Time Positive Full-Scale Change	5	5	5	5	μ s max	
Negative Full-Scale Change	7	7	7	7	μ s max	
Digital Feedthrough	50	50	50	50	nV secs typ	
Digital Crosstalk ⁶	50	50	50	50	nVsecs typ	
POWER SUPPLIES						
V_{DD} Range	13.5/16.5	13.5/16.5	13.5/16.5	13.5/16.5	V_{min}/V_{max}	For Specified Performance Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH}
I_{DD} @25°C	16	16	16	16	mA max	
T_{min} to T_{max}	20	20	22	22	mA max	

NOTES

¹ V_{OUT} must be less than V_{DD} by 3.5V to ensure correct operation.

²Temperature ranges are as follows:

- K, L Versions; 0 to +70°C
- B, C Versions; -25°C to +85°C
- T, U Versions; -55°C to +125°C

³Total Unadjusted Error includes zero code error, relative accuracy and full-scale error.

⁴Calculated after zero code error has been adjusted out.

⁵Sample tested at 25°C to ensure compliance.

⁶The glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter.

⁷Single +5V operation is also possible with degraded performance (see Figure 14).

Specifications subject to change without notice.

SWITCHING CHARACTERISTICS^{1,2} (See Figures 1, 2; $V_{DD} = +10.8V$ to $+16.5V$; $V_{SS} = 0V$ or $-5V \pm 10\%$)

Parameters	Limit at 25°C	Limit at T_{min}, T_{max}	Limit at T_{min}, T_{max}	Units	Conditions/Comments
	All Grades	(K, L, B, C Grades)	(T, U Grades)		
t_1	0	0	0	ns min	Address to \overline{WR} Setup Time
t_2	0	0	0	ns min	Address to \overline{WR} Hold Time
t_3	70	90	100	ns min	Data Valid to \overline{WR} Setup Time
t_4	10	10	10	ns min	Data Valid to \overline{WR} Hold Time
t_5	95	120	150	ns min	Write Pulse Width

NOTES

¹Sample tested at 25°C to ensure compliance. All input rise and fall times measured from 10% to 90% of +5V, $t_R = t_F = 5ns$.

²Timing measurement reference level is $\frac{V_{INH} + V_{INL}}{2}$

INTERFACE LOGIC INFORMATION

Address lines A0, A1 and A2 select which DAC accepts data from the input port. Table I shows the selection table for the eight DACs with Figure 1 showing the input control logic. When the \overline{WR} signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of \overline{WR} . While \overline{WR} is high, the analog outputs remain at the value corresponding to the data held in their respective latches.

AD7228 Control Inputs				AD7228
\overline{WR}	A2	A1	A0	Operation
H	X	X	X	No Operation Device Not Selected
L	L	L	L	DAC 1 Transparent
L	L	L	L	DAC 1 Latched
L	L	L	H	DAC 2 Transparent
L	L	H	L	DAC 3 Transparent
L	L	H	H	DAC 4 Transparent
L	H	L	L	DAC 5 Transparent
L	H	L	H	DAC 6 Transparent
L	H	H	L	DAC 7 Transparent
L	H	H	H	DAC 8 Transparent

H=High State L=Low State X=Don't Care

Table I. AD7228 Truth Table





Figure 1. Input Control Logic



NOTE:
THE SELECTED INPUT LATCH IS TRANSPARENT WHILE \overline{WR} IS LOW.
THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS

Figure 2. Write Cycle Timing Diagram

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to GND	-0.3V, +17V
V_{DD} to V_{SS}	-0.3V, +24V
Digital Input Voltage to GND	-0.3V, $V_{DD} + 0.3V$
V_{REF} to GND	-0.3V, $V_{DD} + 0.3V$
V_{OUT} to GND ¹	V_{SS}, V_{DD}
Power Dissipation (Any Package) to +75°C	1000mW
Derates above 75°C by	2.0mW/C
Operating Temperature	
Commercial	0 to +70°C
Industrial	-25°C to +85°C
Extended	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

NOTE

¹Outputs may be shorted to any voltage in the range V_{SS} to V_{DD} provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to GND or V_{SS} is 50mA.


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



ORDERING INFORMATION¹

Total Unadjusted Error (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-24)	Hermetic (Q-24)	Hermetic (Q-24)
±2	AD7228KN	AD7228BQ	AD7228TQ
±1	AD7228LN	AD7228CQ	AD7228UQ
	PLCC³ (P-28A)		LCCC⁴ (E-28A)
±2	AD7228KP		AD7228TE
±1	AD7228LP		AD7228UE

NOTE

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

CIRCUIT INFORMATION

D/A SECTION

The AD7228 contains eight identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD7228 allows a reference voltage range from +2V to +10V. Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS switches. The simplified circuit diagram for one channel is shown in Figure 3. Note that V_{REF} (Pin 11) and GND (Pin 12) are common to all eight DACs.




Figure 3. D/A Simplified Circuit Diagram

The input impedance at the V_{REF} pin of the AD7228 is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from $2k\Omega$ to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101. Therefore, it is important that the external reference source presents a low output impedance to the V_{REF} terminal of the AD7228 under changing load conditions. Due to transient currents at the reference input during digital code changes a $0.1\mu F$ (or greater) decoupling capacitor is recommended on the V_{REF} input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from $120pF$ to $350pF$.

Each V_{OUT} pin can be considered as a digitally programmable voltage source with an output voltage:

$$V_{OUTN} = D_N \cdot V_{REF}$$

where D_N is a fractional representation of the digital input code and can vary from 0 to $255/256$.

The output impedance is that of the output buffer amplifier as described in the following section.

OP AMP SECTION

Each voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is tested with a $2k\Omega$ and $100pF$ load but will typically drive a $2k\Omega$ and $500pF$ load.

The AD7228 can be operated single or dual supply. Operating the part from single or dual supplies has no effect on the positive-going settling time. However, the negative-going settling time to voltages near 0V in single supply will be slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0V in single supply, a transistor on the output acts as a passive pull-down as the output voltage nears 0V. As a result, the sink capability of the amplifier is reduced as the output voltage nears 0V in single supply. In dual supply operation, the full sink capability of $400\mu A$ at $25^\circ C$ is maintained over the entire output voltage range. The single supply output sink capability is shown in Figure 4. The negative V_{SS} also gives improved output amplifier performance allowing an extended input reference voltage range and giving improved slew rate at the output.




Figure 4. Single Supply Sink Current

The output broadband noise from the amplifier is $300\mu V$ peak-to-peak. Figure 5 shows a plot of noise spectral density versus frequency.




Figure 5. Noise Spectral Density vs. Frequency

DIGITAL INPUTS

The AD7228 digital inputs are compatible with either TTL or 5V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than $1nA$. Internal input protection is achieved by on-chip distributed diodes.

SUPPLY CURRENT

The AD7228 has a maximum I_{DD} specification of $22mA$ and a maximum I_{SS} of $20mA$ over the $-55^\circ C$ to $+125^\circ C$ temperature range. This maximum current specification is actually determined by the current at $-55^\circ C$. Figure 6 shows a typical plot of power supply current versus temperature.




Figure 6. Power Supply Current vs. Temperature

APPLYING THE AD7228 UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD7228, with the output voltage having the same positive polarity as V_{REF} . Connections for unipolar output operation are shown in Figure 7. The AD7228 can be operated from single or dual supplies as outlined earlier. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.




Figure 7. Unipolar Output Circuit

DAC Latch Contents MSB	LSB	Analog Output
1111	1111	$+V_{REF} \left(\frac{255}{256} \right)$
1000	0001	$+V_{REF} \left(\frac{129}{256} \right)$
1000	0000	$+V_{REF} \left(\frac{128}{256} \right) = +\frac{V_{REF}}{2}$
0111	1111	$+V_{REF} \left(\frac{127}{256} \right)$
0000	0001	$+V_{REF} \left(\frac{1}{256} \right)$
0000	0000	0V

Note: $1\text{LSB} = (V_{REF})(2^{-8}) = V_{REF} \left(\frac{1}{256} \right)$

Table II. Unipolar Code Table

BIPOLAR OUTPUT OPERATION

Each of the DACs on the AD7228 can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 8 shows a circuit used to implement offset binary coding (bipolar operation) with DAC 1 of the AD7228. In this case

$$V_{OUT} = \left(1 + \frac{R_2}{R_1} \right) \cdot (D_1 \cdot V_{REF}) - \left(\frac{R_2}{R_1} \right) \cdot (V_{REF})$$

With $R_1 = R_2$

$$V_{OUT} = (2D_1 - 1) \cdot (V_{REF})$$




Figure 8. Bipolar Output Circuit

where D_1 is a fractional representation of the digital word in latch 1 of the AD7228. ($0 \leq D_1 \leq 255/256$)

Mismatch between R_1 and R_2 causes gain and offset errors, and therefore, these resistors must match and track over temperature. Once again, the AD7228 can be operated from single supply or from dual supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 8 with $R_1 = R_2$.

DAC Latch Contents MSB	LSB	Analog Output
1111	1111	$+V_{REF} \left(\frac{127}{128} \right)$
1000	0001	$+V_{REF} \left(\frac{1}{128} \right)$
1000	0000	0V
0111	1111	$-V_{REF} \left(\frac{1}{128} \right)$
0000	0001	$-V_{REF} \left(\frac{127}{128} \right)$
0000	0000	$-V_{REF} \left(\frac{128}{128} \right) = -V_{REF}$

Table III. Bipolar Code Table

AC REFERENCE SIGNAL

In some applications it may be desirable to have an ac signal applied as the reference input to the AD7228. The AD7228 has multiplying capability within the upper (+10V) and lower (+2V) limits of reference voltage when operated with dual supplies. Therefore, ac signals need to be ac coupled and biased-up before being applied to the reference input. Figure 9 shows a sine-wave signal applied to the reference input of the AD7228. For input frequencies up to 50kHz, the output distortion typically remains less than 0.1%. The typical 3dB bandwidth for small signal inputs is 800kHz.




Figure 9. Applying an ac Signal to the AD7228

TIMING DESKEW

A common problem in ATE applications is the slowing or "rounding-off" of signal edges by the time they reach the pin-driver circuitry. This problem can easily be overcome by "squaring-up" the edge at the pin-driver. However, since each edge will not have been "rounded-off" by the same extent, this "squaring-up" could lead to incorrect timing relationship between signals. This effect is shown in Figure 10a.

The circuit of Figure 10b shows how two DACs of the AD7228 can help in overcoming this problem. The same two signals are applied to this circuit as were applied in Figure 10b. The output of each DAC is applied to one input of a high-speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. Thus the timing relationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD7228. In a typical application, the code is loaded to the DACs for correct timing relationships during the calibration cycle of the instrument.




Figure 10a. Time Skewing Due to Slowing of Edges




Figure 10b. AD7228 Timing Deskew Circuit

COARSE/FINE ADJUST

The DACs on the AD7228 can be paired together to form a coarse/fine adjust function as indicated in Figure 11. The function is achieved using one external op amp and a few resistors per pair of DACs.

DAC1 is the most significant or coarse DAC. Data is first loaded to this DAC to coarsely set the output voltage. DAC2 is then used to fine tune this output voltage. Varying the ratio of R1 to R2 varies the relative effect of the coarse and fine DACs on the output voltage. For the resistor values shown, DAC2 has a resolution of 150µV in a 10V output range. Since each DAC on the AD7228 is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for

this is as a set-point controller (see "Circuit Applications of the AD7226 Quad CMOS DAC" available from Analog Devices, Publication Number E873-15-11/84).




Figure 11. Coarse/Fine Adjust Circuit

SELF-PROGRAMMABLE REFERENCE

The circuit of Figure 12 shows how one DAC of the AD7228, in this case DAC1, may be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of VREF to VIN is expressed by

$$V_{REF} = \frac{(1+G)}{(1+G \cdot D_1)} \cdot V_{IN} \quad \text{where } G = R_2/R_1$$

Figure 13 shows typical plots of VREF versus digital code, D1, for three different values of G. With VIN = 2.5V and G = 3 the voltage at the output varies between 2.5V and 10V giving an effective 10-bit dynamic range to the other seven converters. For correct operation of the circuit, VSS should be -5V and R1 greater than 6.8kΩ.




Figure 12. Self-Programmable Reference




Figure 13. Variation of VREF with Feedback Configuration

5V SINGLE SUPPLY OPERATION

The AD7228 can be operated from a single +5V power supply resulting in only slightly degraded accuracy performance from the part. Figure 14 shows a typical plot of relative accuracy for the part with 5V V_{DD} and a reference voltage of +1.23V. One important parameter which retains its specified performance is differential nonlinearity which remains within ± 1 LSB ensuring that the DACs on the AD7228 remain monotonic over the output voltage range.

The output transfer function sits on top of the amplifier offset voltage. Since the reference voltage is reduced, the offset voltage amounts to a few LSBs. For parts with a true negative offset (when $V_{SS} = -5V$), the transfer function does not move off the bottom rail for the first few LSBs of code. After this the transfer function will continue as normal. The relative accuracy plot of Figure 14 is for a part with a true positive offset.

The required overhead voltage of 3.5V must be maintained between V_{DD} and the reference voltage which limits the reference voltage range. However, operating the part from a single +5V

supply gives a considerable reduction in power dissipation (to typically 50mW). The digital input threshold levels and digital input currents are not affected by operating the part from the single +5V supply.






Figure 14. Relative Accuracy at +5V V_{DD}

MICROPROCESSOR INTERFACING




*ADDITIONAL PINS OMITTED FOR CLARITY
 1. FOR 8085A DATA BUS NEEDS TO BE DEMULTIPLEXED
 2. Z80 ONLY

Figure 15. AD7228 to 8085A/Z80 Interface




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 16. AD7228 to 6809/6502 Interface



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 17. AD7228 to 68008 Interface



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 18. AD7228 to MCS-51 Interface



AD7245/AD7248
FEATURES
12-Bit CMOS DAC with Output Amplifier and Reference
Parallel Loading Structure: AD7245
(8 + 4) Loading Structure: AD7248
Single or Dual Supply Operation
Fast Digital Interface (80ns WR Pulse)
Low Power (65mW typ)
0.3", Skinny, 20- and 24-Pin DIP
20- and 28-Terminal Surface Mount Packages
GENERAL DESCRIPTION

The AD7245/AD7248 is a complete 12-bit, voltage-output, digital-to-analog converter with output amplifier and Zener voltage reference on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.

The part features double-buffered interface logic with a 12-bit input latch and 12-bit DAC latch. The data held in the DAC latch determines the analog output of the converter. The AD7245 accepts 12-bit parallel data which is latched into the input latch on the rising edge of \overline{CS} or \overline{WR} . The AD7248 has an 8-bit-wide data bus, and data is loaded to the input latch in two write operations, an 8-bit LSB load and a 4-bit MSB load. The input data must be right justified. For both parts, an asynchronous \overline{LDAC} signal transfers data from the input latch to the DAC latch which allows features such as power-on reset to be implemented. All logic inputs are level triggered and are TTL and CMOS (5V) level compatible, while the control logic is speed compatible with most microprocessors.

The on-chip 5V buried Zener diode provides a low-noise, temperature compensated reference for the DAC. The gain setting resistors allow a number of ranges at the output: 0 to +5V, 0 to +10V when using single supply and 0 to +5V, -5V to +5V when operated in dual supplies. The output amplifier is capable of developing +10V across a 2k Ω load to GND.

The AD7245/AD7248 is fabricated in an all ion-implanted, high-speed linear, compatible CMOS (LC²MOS) process. The AD7245 is packaged in a small, 0.3"-wide, 24-pin DIP and 28-terminal surface mount packages. The AD7248 is available in a 0.3"-wide, 20-pin DIP and 20-terminal surface mount packages.

AD7245/AD7248 FUNCTIONAL BLOCK DIAGRAMS

PRODUCT HIGHLIGHTS
1. Complete 12-Bit DACPORT™

The AD7245/AD7248 is a complete, voltage output, 12-bit DAC on one chip. This single-chip design of the DAC reference and output amplifier is inherently more reliable than multichip designs.

2. Microprocessor Compatibility

The parallel loading structure of the AD7245 allows connection to microprocessors with a 16-bit-wide data bus. The AD7248 is aimed at microprocessors which have an 8-bit-wide data bus structure. The high-speed logic of both parts allows direct interfacing to most modern microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7245/AD7248 in multiple DAC systems.

DACPORT is a trademark of Analog Devices, Inc.

SPECIFICATIONS

SINGLE SUPPLY ($V_{DD} = +15V \pm 5\%$, $V_{SS} = AGND = DGND = 0V$; $R_L = 2k\Omega$ to GND; $C_L = 100pF$ to GND; REF OUT unloaded unless otherwise stated. All specifications T_{min} to T_{max} unless otherwise stated)

Parameter	J, A Grade ²	S Grade ²	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution	12	12	Bits	Guaranteed Monotonic
Relative Accuracy ³	± 1	± 1	LSB max	
Differential Nonlinearity ³	± 1	± 1	LSB max	
Unipolar Offset Error ³				Typical Tempco is $\pm 3ppm$ of FSR ^{4/°C}
at +25°C	± 3	± 3	LSB max	
T_{min} to T_{max}	± 5	± 5	LSB max	
DAC Gain Error ^{3,5}	± 2	± 2	LSB max	V _{DD} = +15V
Full-Scale Output Voltage Error ⁶				
$T_A = +25^\circ C$	± 0.2	± 0.2	% of FSR max	V _{DD} = V min to V max
Δ Full Scale/ ΔV_{DD}				
$T_A = +25^\circ C$	± 0.12	± 0.12	% of FSR/V max	V _{DD} = +15V
Full-Scale Temperature Coefficient ⁷	± 30	± 40	ppm of FSR/°C max	
Δ Offset/ ΔV_{DD}	± 1	± 1	mV max	$\Delta V_{DD} = \pm 5\%$
REFERENCE				
Reference Output @ +25°C	4.99/5.01	4.99/5.01	V min to V max	V _{DD} = +15V
Δ Reference/ ΔV_{DD}				V _{DD} = V min to V max
$T_A = +25^\circ C$	6	6	mV/V max	
Reference Temperature Coefficient	± 30	± 40	ppm of FSR/°C typ	FSR = 5V
Reference Load Sensitivity (Δ Reference/ ΔI)	± 1	± 1	mV max	Reference Load Current Change (0-100 μ A)
DIGITAL INPUTS				
Input High Voltage, V _{INH}	2.4	2.4	V min	V _{IN} = 0V or V _{DD}
Input Low Voltage, V _{INL}	0.8	0.8	V max	
Input Current				V _{IN} = V _{DD}
I _{IN} (Data Inputs)				
at +25°C	± 1	± 1	μ A max	V _{IN} = 0V
T_{min} to T_{max}	± 10	± 10	μ A max	
I _{INH} (Control Inputs) ⁸				V _{IN} = V _{DD}
at +25°C	± 1	± 1	μ A max	
T_{min} to T_{max}	± 10	± 10	μ A max	V _{IN} = 0V
I _{INL} (Control Inputs) ⁸				
at +25°C	150	150	μ A max	V _{IN} = 0V
T_{min} to T_{max}	200	200	μ A max	
Input Capacitance ⁹ (AD7245)	8	8	pF max	
Input Capacitance ⁹ (AD7248)	16	16	pF max	
ANALOG OUTPUT				
Output Range Resistors	15/30	15/30	k Ω min/k Ω max	Pin Strappable. Min Load Resistance is 2k Ω to GND
Ranges	+5, +10	+5, +10	V	
dc Output Impedance	0.5	0.5	Ω typ	
Short-Circuit Current	40	40	mA typ	
DYNAMIC PERFORMANCE⁹				
Output Voltage Settling Time				Settling Time to $\pm 1LSB$. R _L = 5k Ω
Positive Full-Scale Change	5	5	μ s max	
Negative Full-Scale Change	10	10	μ s typ	
Output Voltage Slew Rate	2	2	V/ μ s min	DAC Register all 0s to all 1s DAC Register all 1s to all 0s
Digital Feedthrough ^{3,10}	10	10	nV secs typ	
Digital-to-Analog Glitch Impulse	30	30	nV secs typ	
POWER SUPPLIES				
V _{DD} Range	14.25/15.75	14.25/15.75	V min/V max	For Specified Performance Output Unloaded Typically 4.5mA
I _{DD}				
at +25°C	9	9	mA max	
T_{min} to T_{max}	12	12	mA max	

NOTES

¹The AD7245/AD7248 is functional with degraded performance on the +5V output range at a V_{DD} of +12V.

²Temperature ranges are as follows:

J Grade, 0 to +70°C

A Grade, -25°C to +85°C

S Grade, -55°C to +125°C.

³See Terminology.

⁴FSR means Full-Scale Range and is 5V with R_{OPFS} connected to R_{FB}, V_{OUT} and 10V with R_{OPFS} connected to GND and R_{FB} connected to V_{OUT}.

⁵This error is calculated with respect to the reference voltage and is measured after the offset error has been allowed for.

⁶This error is calculated w.r.t. an ideal 4.9988V (on the 5V range) or 9.9976V (on the 10V range).

It includes the effects of internal voltage reference, gain and offset errors.

⁷Full-scale T.C. = $\Delta FS/\Delta T$, where ΔFS is the full-scale change from $T_A = +25^\circ C$ to T_{min} or T_{max} .

⁸Control inputs are CS, WR, LDAC and CLR for AD7245 and CSMSB, CSLSB, WR and LDAC for AD7248.

⁹Sample tested at +25°C to ensure compliance.

¹⁰The metal lid on the AD7245 (only) ceramic package is connected to Pin 12 (DGND).

Specifications subject to change without notice.

DUAL SUPPLY $(V_{DD} = +15V \pm 5\%^1, V_{SS} = -15V \pm 5\%^1, AGND = DGND = 0V; R_F = 2k\Omega$ to GND; $C_L = 100pF$ to GND; REF OUT unloaded unless otherwise stated. All specifications T_{min} to T_{max} unless otherwise stated)

2

Parameter	J, A Grade ²	S Grade ²	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution	12	12	Bits	
Relative Accuracy ³	±1	±1	LSB max	
Differential Nonlinearity ³	±1	±1	LSB max	Guaranteed Monotonic
Bipolar Zero Offset Error ³				R _{OFFS} Connected to REF OUT
at +25°C	±3	±3	LSB max	
T_{min} to T_{max}	±5	±5	LSB max	Typical Tempco is ±3ppm of FSR/°C
DAC Gain Error ^{3,5}	±2	±2	LSB max	
Full-Scale Output Voltage Error ⁶				
$T_A = +25°C$	±0.2	±0.2	% of FSR max	$V_{DD} = +15V; V_{SS} = -15V$
Δ Full Scale/ ΔV_{DD}				
$T_A = +25°C$	±0.12	±0.12	% of FSR/V max	$V_{DD} = V_{min}$ to V_{max}
Δ Full Scale/ ΔV_{SS}				
$T_A = +25°C$	±0.01	±0.01	% of FSR/V max	$V_{SS} = V_{min}$ to V_{max}
Full-Scale Temperature Coefficient ⁷	±30	±40	ppm of FSR/°C max	
Δ Offset/ ΔV_{DD}	±1	±1	mV max	$\Delta V_{DD} = \pm 5\%$
Δ Offset/ ΔV_{SS}	±1	±1	mV max	$\Delta V_{SS} = \pm 5\%$
REFERENCE				
Reference Output (@ +25°C)	4.99/5.01	4.99/5.01	V min to V max	$V_{DD} = +15V; V_{SS} = -15V$
Δ Reference/ ΔV_{DD}				
$T_A = +25°C$	6	6	mV/V max	$V_{DD} = V_{min}$ to V_{max}
Reference Temperature Coefficient	±30	±40	ppm of FSR/°C typ	FSR = 5V
Reference Load Sensitivity (Δ Reference/ ΔI)	±1	±1	mV max	Reference Load Current Change (0-100 μ A) (Not Including R _{OFFS} Current)
DIGITAL INPUTS				
Input High Voltage, V_{INH}	2.4	2.4	V min	
Input Low Voltage, V_{INL}	0.8	0.8	V max	
Input Current				$V_{IN} = 0V$ or V_{DD}
I_{IN} (Data Inputs)				
at +25°C	±1	±1	μ A max	
T_{min} to T_{max}	±10	±10	μ A max	
I_{INH} (Control Inputs) ⁸				$V_{IN} = V_{DD}$
at +25°C	±1	±1	μ A max	
T_{min} to T_{max}	±10	±10	μ A max	
I_{INL} (Control Inputs) ⁸				$V_{IN} = 0V$
at +25°C	150	150	μ A max	
T_{min} to T_{max}	200	200	μ A max	
Input Capacitance ⁹ (AD7245)	8	8	pF max	
Input Capacitance ⁹ (AD7248)	16	16	pF max	
ANALOG OUTPUT				
Output Range Resistors	15/30	15/30	k Ω min/k Ω max	
Ranges	±5, +5	±5, +5	V	Pin Strappable. Min Load Resistance is 2k Ω to GND
dc Output Impedance	0.5	0.5	Ω typ	
Short-Circuit Current	40	40	mA typ	
DYNAMIC PERFORMANCE⁹				
Output Voltage Settling Time				Settling Time to ±1LSB. $R_L = 5k\Omega$
Positive Full-Scale Change	5	5	μ s max	DAC Register all 0s to all 1s
Negative Full-Scale Change	10	10	μ s max	DAC Register all 1s to all 0s
Output Voltage Slew Rate	2	2	V/ μ s min	
Digital Feedthrough ¹⁰	10	10	nV secs typ	
Digital-to-Analog Glitch Impulse	30	30	nV secs typ	Major Carry Transition
POWER SUPPLIES				
V_{DD} Range	14.25/15.75	14.25/15.75	V min/V max	For Specified Performance
V_{SS} Range	-14.25/-15.75	-14.25/-15.75	V min/V max	For Specified Performance
I_{DD}				Output Unloaded
at +25°C	9	9	mA max	Typically 5mA
T_{min} to T_{max}	12	12	mA max	
I_{SS}				Output Unloaded
at +25°C	3	3	mA max	Typically 2mA
T_{min} to T_{max}	5	5	mA max	

NOTES

¹The AD7245/AD7248 is functional with degraded performance on the +5V output range at a V_{DD} of +12V.

²Temperature ranges are as follows:

J Grade, 0 to +70°C

A Grade, -25°C to +85°C

S Grade, -55°C to +125°C

³See Terminology.

⁴FSR means Full-Scale Range and is 5V with R_{OFFS} connected to R_{FBS}, V_{OUT} and 10V with R_{OFFS} connected to GND and R_{FBS} connected to V_{OUT}.

⁵This error is calculated with respect to the reference voltage and is measured after the offset error has been allowed for.

⁶This error is calculated w.r.t. an ideal 4.9988V (on the 5V range) or 9.9976V (on the 10V range).

It includes the effects of internal voltage reference, gain and offset errors.

⁷Full-scale T.C. = $\Delta FSR/\Delta T$, where ΔFSR is the full-scale change from $T_A = +25°C$ to T_{min} or T_{max} .

⁸Control inputs are CS, WR, LDAC and CLR for AD7245 and CSMSB, CSLSB, WR and LDAC for AD7248.

⁹Sample tested at +25°C to ensure compliance.

¹⁰The metal lid on the AD7245 (only) ceramic package is connected to Pin 12 (DGND).

Specifications subject to change without notice.

SWITCHING CHARACTERISTICS¹ ($V_{DD} = +15V \pm 5\%$; $V_{SS} = 0V$ or $-15V \pm 5\%$; See Figures 5 and 7)

Parameter	J Grade	A Grade	S Grade	Units	Conditions
t_1					
@ +25°C	80	80	80	ns min	Chip Select Pulse Width
T_{min} to T_{max}	100	100	110	ns min	
t_2					
@ +25°C	80	80	80	ns min	Write Pulse Width
T_{min} to T_{max}	100	100	110	ns min	
t_3					
@ +25°C	0	0	0	ns min	Chip Select to Write Setup Time
T_{min} to T_{max}	0	0	0	ns min	
t_4					
@ +25°C	0	0	0	ns min	Chip Select to Write Hold Time
T_{min} to T_{max}	0	0	0	ns min	
t_5 (AD7245 Only)					
@ +25°C	100	100	100	ns min	Data Valid to Write Setup Time
T_{min} to T_{max}	110	130	150	ns min	
t_5 (AD7248 Only)					
@ +25°C	110	110	110	ns min	Data Valid to Write Setup Time
T_{min} to T_{max}	130	130	150	ns min	
t_6					
@ +25°C	10	10	10	ns min	Data Valid to Write Hold Time
T_{min} to T_{max}	10	10	10	ns min	
t_7					
@ +25°C	80	80	80	ns min	Load DAC Pulse Width
T_{min} to T_{max}	100	100	120	ns min	
t_8 (AD7245 Only)					
@ +25°C	80	80	80	ns min	Clear Pulse Width
T_{min} to T_{max}	100	100	120	ns min	

NOTE

¹Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to AGND	-0.3V, +17V
V_{DD} to DGND	-0.3V, +17V
V_{DD} to V_{SS}	-0.3V, +34V
AGND to DGND	-0.3V, V_{DD}
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{OUT} to AGND ¹	V_{SS} , V_{DD}
V_{OUT} to V_{SS} ¹	0V, +24V
V_{OUT} to V_{DD} ¹	-32V, 0V
REF OUT ¹ to AGND	0V, V_{DD}
Power Dissipation (Any Package) to +75°C	450mW
Derates above 75°C by	6mW/°C
Operating Temperature	
Commercial	0 to +70°C

Industrial	-25°C to +85°C
Extended	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

NOTE

¹The output may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



AD7245 ORDERING INFORMATION¹

Relative Accuracy (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
±1	Plastic DIP (N-24)	Hermetic DIP (Q-24) ³	Hermetic DIP (Q-24) ³
	AD7245JN	AD7245AQ	AD7245SQ
±1	PLCC (P-28A)		LCCC (E-28A)
	AD7245JP		AD7245SE

NOTES

¹To order MIL-STD 883B processed parts, Class B, add /883B to part number. Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³Analog Devices reserves the right to ship either ceramic or cerdip hermetic packages.

AD7248 ORDERING INFORMATION¹

Relative Accuracy (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
±1	Plastic DIP (N-20)	Hermetic DIP (Q-20) ³	Hermetic DIP (Q-20) ³
	AD7248JN	AD7248AQ	AD7248SQ
±1	PLCC (P-20A)		LCCC (E-20A)
	AD7248JP		AD7248SE

NOTES

¹To order MIL-STD 883B processed parts, Class B, add /883B to part number. Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³Analog Devices reserves the right to ship either ceramic or cerdip hermetic packages.

TERMINOLOGY

RELATIVE ACCURACY

Relative Accuracy, or end-point nonlinearity, is a measure of the actual deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after allowing for zero and full scale and is normally expressed in LSBs or as a percentage of full-scale reading.

DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB max over the operating temperature range ensures monotonicity.

DIGITAL FEEDTHROUGH

Digital Feedthrough is the glitch impulse injected from the digital inputs to the analog output when the inputs change state. It is measured with LDAC high and is specified in nV secs.

DAC GAIN ERROR

DAC Gain Error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been allowed for. It is therefore defined as:

$$\text{Measured Value} - \text{Offset} - \text{Ideal Value}$$

where the ideal value is calculated relative to the actual reference value.

UNIPOLAR OFFSET ERROR

Unipolar Offset Error is a combination of the offset errors of the voltage-mode DAC and the output amplifier and is measured when the part is configured for unipolar outputs. It is present for all codes and is measured with all 0s in the DAC register.

BIPOLAR ZERO OFFSET ERROR




Bipolar Zero Offset Error is measured when the part is configured for bipolar output and is also a combination of errors from the DAC and output amplifier. It is present for all codes and is measured with a code of 2048 (decimal) in the DAC register.

2

AD7245 PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)

Pin	Mnemonic	Description	Pin	Mnemonic	Description
1	V _{SS}	Negative Supply Voltage (−15V for dual supply or 0V for single supply).	18	$\overline{\text{CS}}$	Chip Select Input (Active LOW). The device is selected when this input is active.
2	R _{OFFS}	Bipolar Offset Resistor. This provides access to the on-chip application resistors and allows different output voltage ranges.	19	$\overline{\text{WR}}$	Write Input (Active LOW). This is used in conjunction with $\overline{\text{CS}}$ to write data into the input latch of the AD7245.
3	REF OUT	Reference Output. The on-chip reference is provided at this pin and is used when configuring the part for bipolar outputs.	20	$\overline{\text{LDAC}}$	Load DAC Input (Active LOW). This is an asynchronous input which when active transfers data from the input latch to the DAC latch.
4	AGND	Analog Ground.	21	$\overline{\text{CLR}}$	Clear Input (Active LOW). When this input is active the contents of the DAC latch are reset to all 0s.
5	DB11	Data Bit 11. Most Significant Bit (MSB).	22	V _{DD}	Positive Supply Voltage (+15V).
6-11	DB10-DB5	Data Bit 10 to Data Bit 5.	23	R _{FB}	Feedback Resistor. This allows access to the amplifier's feedback loop.
12	DGND	Digital Ground.	24	V _{OUT}	Output Voltage. Three different output voltage ranges can be chosen: 0 to +5V, 0 to +10V or −5V to +5V.
13-16	DB4-DB1	Data Bit 4 to Data Bit 1.			
17	DB0	Data Bit 0. Least Significant Bit (LSB).			


AD7245 PIN CONFIGURATIONS



AD7248 PIN FUNCTION DESCRIPTION (ANY PACKAGE)

Pin	Mnemonic	Description	Pin	Mnemonic	Description
1	V _{SS}	Negative Supply Voltage (–15V for dual supply or 0V for single supply).	14	$\overline{\text{CSMSB}}$	Chip Select Input for MS Nibble. (Active LOW). This selects the upper 4 bits of the input latch. Input data is right-justified.
2	R _{OFFS}	Bipolar Offset Resistor. This provides access to the on-chip application resistors and allows different output voltage ranges.	15	$\overline{\text{CSLSB}}$	Chip Select Input for LS byte. (Active LOW). This selects the lower 8 bits of the input latch.
3	REF OUT	Reference Output. The on-chip reference is provided at this pin and is used when configuring the part for bipolar outputs.	16	$\overline{\text{WR}}$	Write Input. This is used in conjunction with $\overline{\text{CSMSB}}$ and $\overline{\text{CSLSB}}$ to load data into the input latch of the AD7248.
4	AGND	Analog Ground.	17	$\overline{\text{LDAC}}$	Load DAC Input (Active LOW). This is an asynchronous input which when active transfers data from the input latch to the DAC latch.
5	DB7	Data Bit 7.	18	V _{DD}	Positive Supply Voltage (+15V).
6	DB6	Data Bit 6.	19	R _{FB}	Feedback Resistor. This allows access to the amplifier's feedback loop.
7	DB5	Data Bit 5.	20	V _{OUT}	Output Voltage. Three different output voltage ranges can be chosen: 0 to +5V, 0 to +10V or –5V to +5V.
8	DB4	Data Bit 4.			
9	DB3	Data Bit 3/Data Bit 11 (MSB).			
10	DGND	Digital Ground.			
11	DB2	Data Bit 2/Data Bit 10.			
12	DB1	Data Bit 1/Data Bit 9.			
13	DB0	Data Bit 0 (LSB)/Data Bit 8.			


AD7248 PIN CONFIGURATIONS




SINGLE SUPPLY LINEARITY AND GAIN ERROR

The output amplifier of the AD7245/AD7248 can have a true negative offset even when the part is operated from a single +15V supply. However, because the lower supply rail to the part is 0V, the output voltage cannot actually go negative. Instead the output voltage sits on the lower rail and this results in the transfer function shown across. This is an offset effect and the transfer function would have followed the dotted line if the output voltage could have gone negative. Normally, linearity is measured after offset and full scale have been adjusted or allowed for. On the AD7245/AD7248 the negative offset is allowed for by calculating the linearity from the code which the amplifier comes off the lower rail. This code is given by the negative offset specification. For example, the single supply linearity specification applies between Code 3 and Code 4095 for the 25°C specification and between Code 5 and Code 4095 over the T_{\min} to T_{\max} temperature range. Since gain error is also measured


after offset has been allowed for, it is calculated between the same codes as the linearity error. Bipolar linearity and gain error are measured between Code 0 and Code 4095.




Typical Performance Graphs



Power Supply Current vs. Temperature




Reference Voltage vs. Temperature




*REFERENCE DECOUPLING COMPONENTS AS PER FIGURE 8

Noise Spectral Density vs. Frequency




*POWER SUPPLY DECOUPLING CAPACITORS ARE 10μF AND 0.1μF

Power Supply Rejection Ratio vs. Frequency



Positive-Going Settling Time
($V_{DD} = +15V, V_{SS} = -15V$)



Negative-Going Settling Time
($V_{DD} = +15V, V_{SS} = -15V$)

CIRCUIT INFORMATION

D/A SECTION

The AD7245/AD7248 contains a 12-bit voltage-mode digital-to-analog converter. The output voltage from the converter has the same positive polarity as the reference voltage allowing single supply operation. The reference voltage for the DAC is provided by an on-chip buried-Zener diode.

The DAC consists of a highly stable, thin-film, R-2R ladder and twelve high-speed NMOS single-pole, double-throw switches. The simplified circuit diagram for this DAC is shown in Figure 1.




Figure 1. D/A Simplified Circuit Diagram

The input impedance of the DAC is code dependent and can vary from $8k\Omega$ to infinity. The input capacitance also varies with code, typically from 50pF to 200pF.

OP AMP SECTION

The output of the voltage-mode D/A converter is buffered by a noninverting CMOS amplifier. The user has access to two gain setting resistors which can be connected to allow different output voltage ranges (discussed later). The buffer amplifier is capable of developing up to 10V across a $2k\Omega$ load to GND.

The output amplifier can be operated from a single +15V supply by tying $V_{SS} = AGND = 0V$. The amplifier can also be operated from dual supplies ($\pm 15V$) to allow a bipolar output range of $-5V$ to $+5V$. The amplifier should not be configured for the 0 to +10V output range when $V_{SS} = -15V$. For dual supply operation on this range a V_{SS} of $-5V$ should be applied to the part. The advantage of having dual supplies for the unipolar output ranges are faster settling time to voltages near 0V, full-sink capability of 2.5mA maintained over the entire output range and elimination of the effects of negative offset on the transfer characteristic (outlined previously). Figure 2 shows the sink capability of the amplifier for single supply operation.




Figure 2. Typical Single Supply Sink Current vs. Output Voltage

The small-signal (200mV p-p) bandwidth of the output buffer amplifier is typically 1MHz. The output noise from the amplifier is low with a figure of $25nV/\sqrt{Hz}$ at a frequency of 1kHz. The broadband noise from the amplifier has a typical peak-to-peak figure of $150\mu V$ for a 1MHz output bandwidth. There is no significant difference in the output noise between single and dual supply operation.

VOLTAGE REFERENCE

The AD7245/AD7248 contains an internal low-noise buried-zener diode reference which is trimmed for absolute accuracy and temperature coefficient. The reference is internally connected to the DAC. Since the DAC has a variable input impedance at its reference input the zener diode reference is buffered. This buffered reference is available to the user to drive the circuitry required for bipolar output ranges. It can be used as a reference for other parts in the system provided it is externally buffered. The reference will give long-term stability comparable with the best discrete zener reference diodes. The performance of the AD7245/AD7248 is specified with internal reference, and all the testing and trimming is done with this reference. The reference should be decoupled at the REF OUT pin and recommended decoupling components are $10\mu F$ and $0.1\mu F$ capacitors in series with a 10Ω resistor. A simplified schematic of the reference circuitry is shown in Figure 3.




Figure 3. Internal Reference

DIGITAL SECTION

The AD7245/AD7248 digital inputs are compatible with either TTL or 5V CMOS levels. All data inputs are static-protected MOS gates with typical input currents of less than 1nA. The control inputs sink higher currents ($150\mu A$ max) as a result of the fast digital interfacing. Internal input protection of all logic inputs is achieved by on-chip distributed diodes.

The AD7245/AD7248 features a very low digital feedthrough figure of 10nV secs in a 5V output range. This is due to the voltage-mode configuration of the DAC. Most of the impulse is actually as a result of feedthrough across the package. Normally, ceramic packages show more feedthrough than the other packages because of the metal lid. However, on the AD7245, the lid of the ceramic package is connected to DGND (Pin 12), and this reduces the feedthrough. The AD7248 metal lid is not connected to DGND on the package, but this can be done externally to reduce the feedthrough.

INTERFACE LOGIC INFORMATION – AD7245

Table I shows the truth table for AD7245 operation. The part contains two 12-bit latches, an input latch and a DAC latch. \overline{CS} and \overline{WR} control the loading of the input latch while \overline{LDAC} controls the transfer of information from the input latch to the DAC latch. All control signals are level-triggered; and therefore either or both latches may be made transparent, the input latch by keeping \overline{CS} and \overline{WR} "LOW", the DAC latch by keeping \overline{LDAC} "LOW". Input data is latched on the rising edge of \overline{WR} .

The data held in the DAC latch determines the analog output of the converter. Data is latched into the DAC latch on the rising edge of \overline{LDAC} . This \overline{LDAC} signal is an asynchronous signal and is independent of \overline{WR} . This is useful in many applications. However, in systems where the asynchronous \overline{LDAC} can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. For example, if \overline{LDAC} goes LOW while \overline{WR} is "LOW", then the \overline{LDAC} signal must stay LOW for t_7 or longer after \overline{WR} goes high to ensure correct data is latched through to the output.

CLR	LDAC	WR	CS	Function
H	L	L	L	Both Latches are Transparent
H	H	H	X	Both Latches are Latched
H	H	X	H	Both Latches are Latched
H	H	L	L	Input Latches Transparent
H	H	\downarrow	L	Input Latches Latched
H	L	H	H	DAC Latches Transparent
H	\downarrow	H	H	DAC Latches Latched
L	X	X	X	DAC Latches Loaded with all 0s
\downarrow	H	H	H	DAC Latches Latched with All 0s and Output Remains at 0V or -5V
\downarrow	L	L	L	Both Latches are Transparent and Output Follows Input Data

H = High State L = Low State X = Don't Care

Table I. AD7245 Truth Table

The contents of the DAC latch are reset to all 0s by a low level on the \overline{CLR} line. With both latches transparent, the \overline{CLR} line functions like a zero override with the output brought to 0V in the unipolar mode and -5V in the bipolar mode for the duration of the \overline{CLR} pulse. If both latches are latched, a "LOW" pulse on the \overline{CLR} input latches all 0s into the DAC latch and the output remains at 0V (or -5V) after the \overline{CLR} line has returned "HIGH". The \overline{CLR} line can be used to ensure powerup to 0V on the AD7245 output in unipolar operation and is also useful, when used as a zero override, in system calibration cycles.

Figure 4 shows the input control logic for the AD7245 and the write cycle timing for the part is shown in Figure 5.





Figure 4. AD7245 Input Control Logic



- NOTES
- SEE TIMING SPECIFICATIONS.
 - ALL INPUT RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V, $t_1 = t_4 = 5\text{ns}$.
 - TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{\text{INH}} + V_{\text{INL}}}{2}$.
 - IF \overline{LDAC} IS ACTIVATED WHILE \overline{WR} IS LOW THEN \overline{LDAC} MUST STAY LOW FOR t_7 OR LONGER AFTER \overline{WR} GOES HIGH.

Figure 5. AD7245 Write-Cycle Timing Diagram

INTERFACE LOGIC INFORMATION – AD7248

The input loading structure on the AD7248 is configured for interfacing to microprocessors with an 8-bit-wide data bus. The part contains two 12-bit latches – an input latch and a DAC latch. Only the data held in the DAC latch determines the analog output from the converter. The truth table for AD7248 operation is shown in Table II, while the input control logic diagram is shown in Figure 6.

\overline{CSMSB} , \overline{CSLSB} and \overline{WR} control the loading of data from the external data bus to the input latch. The eight data inputs on the AD7248 accept right-justified data. This data is loaded to the input latch in two separate write operations. \overline{CSLSB} and \overline{WR} control the loading of the lower 8-bits into the 12-bit-wide latch. The loading of the upper 4-bit nibble is controlled by \overline{CSMSB} and \overline{WR} . All control inputs are level triggered, and input data for either the lower byte or upper 4-bit nibble is latched into the input latches on the rising edge of \overline{WR} (or either \overline{CSMSB} or \overline{CSLSB}). The order in which the data is loaded to the input latch (i.e., lower byte or upper 4-bit nibble first) is not important.

The \overline{LDAC} input controls the transfer of 12-bit data from the input latch to the DAC latch. This \overline{LDAC} signal is also level triggered, and data is latched into the DAC latch on the rising edge of \overline{LDAC} . The \overline{LDAC} input is asynchronous and independent of \overline{WR} . This is useful in many applications especially in the simultaneous updating of multiple AD7248 outputs. However, in systems where the asynchronous \overline{LDAC} can occur during a write cycle (or vice versa) care must be taken to ensure that

incorrect data is not latched through to the output. In other words, if \overline{LDAC} goes low while \overline{WR} and either \overline{CS} input are low (or \overline{WR} and either \overline{CS} go low while \overline{LDAC} is low), then the \overline{LDAC} signal must stay low for t_7 or longer after \overline{WR} returns high to ensure correct data is latched through to the output. The write cycle timing diagram for the AD7248 is shown in Figure 7.

An alternate scheme for writing data to the AD7248 is to tie the \overline{CSMSB} and \overline{LDAC} inputs together. In this case exercising \overline{CSLSB} and \overline{WR} latches the lower 8 bits into the input latch. The second write, which exercises \overline{CSMSB} , \overline{WR} and \overline{LDAC} loads the upper 4-bit nibble to the input latch and at the same time transfers the 12-bit data to the DAC latch. This automatic transfer mode updates the output of the AD7248 in two write operations. This scheme works equally well for \overline{CSLSB} and \overline{LDAC} tied together provided the upper 4-bit nibble is loaded to the input latch followed by a write to the lower 8 bits of the input latch.

\overline{CSLSB}	\overline{CSMSB}	\overline{WR}	\overline{LDAC}	Function
L	H	L	H	Loads LS Byte into Input Latch
L	H	$\overline{\text{L}}$	H	Latches LS Byte into Input Latch
$\overline{\text{L}}$	H	L	H	Latches LS Byte into Input Latch
H	L	L	H	Loads MS Nibble into Input Latch
H	L	$\overline{\text{L}}$	H	Latches MS Nibble into Input Latch
H	$\overline{\text{L}}$	L	H	Latches MS Nibble into Input Latch
H	H	H	L	Loads Input Latch into DAC Latch
H	H	H	$\overline{\text{L}}$	Latches Input Latch into DAC Latch
H	L	L	L	Loads MS Nibble into Input Latch and Loads Input Latch into DAC Latch
H	H	H	H	No Data Transfer Operation

H = High State L = Low State

Table II. AD7248 Truth Table




Figure 6. AD7248 Input Control Logic




Figure 7. AD7248 Write Cycle Timing Diagram

APPLYING THE AD7245/AD7248

The internal scaling resistors provided on the AD7245/AD7248 allow several output voltage ranges. The part can produce unipolar output ranges of 0V to +5V or 0V to +10V and a bipolar output range of -5V to +5V. Connections for the various ranges are outlined below.

UNIPOLAR (0V to +10V) CONFIGURATION

The first of the configurations provides an output voltage range of 0V to +10V. This is achieved by connecting the bipolar offset resistor, R_{OFS} , to AGND and connecting R_{FB} to V_{OUT} . In this configuration the AD7245/AD7248 can be operated single supply ($V_{SS} = 0V = AGND$). If dual supply performance is required, a V_{SS} of -5V should be applied. Note that a V_{SS} of -15V should not be applied to the AD7245/AD7248 when it is configured for a 0 to +10V output range. Figure 8 shows the connection diagram for unipolar operation while the table for output voltage versus the digital code in the DAC latch is shown in Table III.




Figure 8. Unipolar (0 to +10V) Configuration

DAC Latch Contents MSB	LSB	Analog Output, V_{OUT}
1111 1111 1111		$+2 \cdot V_{REF} \cdot \left(\frac{4095}{4096}\right)$
1000 0000 0001		$+2 \cdot V_{REF} \cdot \left(\frac{2049}{4096}\right)$
1000 0000 0000		$+2 \cdot V_{REF} \cdot \left(\frac{2048}{4096}\right) = +V_{REF}$
0111 1111 1111		$+2 \cdot V_{REF} \cdot \left(\frac{2047}{4096}\right)$
0000 0000 0001		$+2 \cdot V_{REF} \cdot \left(\frac{1}{4096}\right)$
0000 0000 0000		0V

NOTE: $1LSB = 2 \cdot V_{REF}(2^{-12}) = V_{REF} \left(\frac{1}{2048}\right)$

Table III. Unipolar Code Table (0V to +10V Range)

UNIPOLAR (0V to +5V) CONFIGURATION
 The 0V to +5V output voltage range is achieved by tying R_{OFS} , R_{FB} and V_{OUT} together. For this output range the AD7245/AD7248 can be operated single supply ($V_{SS} = 0V$) or dual supply ($V_{SS} = -5V$ or $-15V$). The table for output voltage versus digital code is as in Table III, with $2 \cdot V_{REF}$ replaced by V_{REF} . Note that for this range $1LSB = V_{REF}(2^{-12})$

$$= V_{REF} \cdot \frac{1}{4096}$$

BIPOLAR CONFIGURATION
 The bipolar configuration for the AD7245/AD7248, which gives an output voltage range from $-5V$ to $+5V$, is achieved by connecting the R_{OFS} input to REF OUT and connecting R_{FB} and V_{OUT} . The AD7245/AD7248 must be operated from dual supplies ($\pm 15V$) to achieve this output voltage range. The code table for bipolar operation is shown in Table IV.

DAC Latch Contents MSB	LSB	Analog Output, V_{OUT}
1111 1111 1111		$+V_{REF} \cdot \left(\frac{2047}{2048}\right)$
1000 0000 0001		$+V_{REF} \cdot \left(\frac{1}{2048}\right)$
1000 0000 0000		0V
0111 1111 1111		$-V_{REF} \cdot \left(\frac{1}{2048}\right)$
0000 0000 0001		$-V_{REF} \cdot \left(\frac{2047}{2048}\right)$
0000 0000 0000		$-V_{REF} \cdot \left(\frac{2048}{2048}\right) = -V_{REF}$

NOTE: $1LSB = 2 \cdot V_{REF}(2^{-11}) = V_{REF} \left(\frac{1}{2048}\right)$

Table IV. Bipolar Code Table

AGND BIAS
 The AD7245/AD7248 AGND pin can be biased above system GND (AD7245/AD7248 DGND) to provide an offset "zero" analog output voltage level. With unity gain on the amplifier

($R_{OFS} = V_{OUT} = R_{FB}$) the output voltage, V_{OUT} is expressed as:

$$V_{OUT} = V_{BIAS} + D \cdot V_{REF}$$

where D is a fractional representation of the digital word in the DAC latch and V_{BIAS} is the voltage applied to the AD7245/AD7248 AGND pin.

Because the current flowing out of the AGND pin varies with digital code, the AGND pin should be driven from a low impedance source. A circuit configuration is outlined for AGND bias in Figure 9 using the AD589, a $+1.23V$ bandgap reference.

If a gain of 2 is used on the buffer amplifier the output voltage, V_{OUT} is expressed as

$$V_{OUT} = 2(V_{BIAS} + D \cdot V_{REF})$$

In this case care must be taken to ensure that the maximum output voltage is not greater than $V_{DD} - 3V$. The $V_{DD} - V_{OUT}$ overhead must be greater than $3V$ to ensure correct operation of the part. Note that V_{DD} and V_{SS} for the AD7245/AD7248 must be referenced to DGND (system GND). The entire circuit can be operated in single supply with the V_{SS} pin of the AD7245/AD7248 connected to system GND.




Figure 9. AGND Bias Current

PROGRAMMABLE CURRENT SINK
 Figure 10 shows how the AD7245/AD7248 can be configured with a power MOSFET transistor, the VN0300M, to provide a




Figure 10. Programmable Current Sink

programmable current sink from V_{DD} or V_{SOURCE} . The VN0300M is placed in the feedback of the AD7245/AD7248 amplifier. The entire circuit can be operated in single supply by tying the V_{SS} of the AD7245/AD7248 to AGND. The sink current, I_{SINK} , can be expressed as:

$$I_{SINK} = \frac{D \cdot V_{REF}}{R1}$$

Using the VN0300M, the voltage drop across the load can typically be as large as ($V_{SOURCE} - 6V$) with V_{OUT} of the DAC at $+5V$. Therefore, for a current of 50mA flowing in the R1 (with all 1s in the DAC register) the maximum load is 200Ω with $V_{SOURCE} = +15V$. The VN0300M can actually handle currents up to 500mA and still function correctly in the circuit, but in practice the circuit must be used with larger values of V_{SOURCE} otherwise it requires a very small load.

Since the tolerance value on the reference voltage of the AD7245/AD7248 is $\pm 0.2\%$ with $V_{DD} = +15V$, then the absolute value of I_{SINK} can vary by $\pm 0.2\%$ from device to device for a fixed value of R1.

Because the input bias current of the AD7245/AD7248's op amp is only of the order of pA's, its effect on the sink current is negligible. Tying the R_{OFS} input to the R_{FB} input reduces this effect even further and prevents noise pickup which could occur if the R_{OFS} pin was left unconnected.

The circuit of Figure 10 can be modified to provide a programmable current source to AGND or $-V_{SINK}$ (for $-V_{SINK}$, dual supplies are required on the AD7245/AD7248). The AD7245/AD7248 is configured as before. The current through R1 is mirrored with a current mirror circuit to provide the programmable source current (see CMOS DAC Application Guide, Publication No. G872-30-10/84, for suitable current mirror circuit). As before

the absolute value of the source current will be affected by the $\pm 0.2\%$ tolerance on V_{REF} . In this case the performance of the current mirror will also affect the value of the source current.

FUNCTION GENERATOR WITH PROGRAMMABLE FREQUENCY

Figure 11 shows how the AD7245/AD7248 can be configured with the AD537, voltage-to-frequency converter and the AD639, trigonometric function generator to provide a complete function generator with programmable frequency. The circuit provides square-wave, triwave and sine wave outputs, each output of $\pm 10V$ amplitude.

The AD7245/AD7248 provides a programmable voltage to the AD537 input. Since both the AD7245/AD7248 and AD537 are guaranteed monotonic, the output frequency will always increase with increasing digital code. The AD537 provides a square-wave output which is conditioned for $\pm 10V$ by amplifier A1. The AD537 also provides a differential triwave output. This is conditioned by amplifiers A2 and A3 to provide the $\pm 1.8V$ triwave required at the input of the AD639. The triwave is further scaled by amplifier A4 to provide a $\pm 10V$ output.

Adjusting the triwave applied to the AD639 adjusts the distortion performance of the sine wave output, ($+10V$ in configuration shown). Amplitude, offset and symmetry of the triwave can affect the distortion. By adjusting these, via VR1 and VR2, an output sine wave with harmonic distortion of better than $-50dB$ can be achieved at low and intermediate frequencies.

Using the capacitor value shown in Figure 11 for C_F (i.e. 680pF) the output frequency range is 0 to 100kHz over the digital input code range. The step size for frequency increments is 25Hz. The accuracy of the output frequency is limited to 8 or 9 bits by the AD537, but it is guaranteed monotonic to 12 bits.




Figure 11. Programmable Function Generator

MICROPROCESSOR INTERFACING – AD7245

AD7245 – 8086A INTERFACE

Figure 12 shows the 8086 16-bit processor interfacing to the AD7245. In the setup shown the double-buffering feature of the DAC is not used and the $\overline{\text{LDAC}}$ input is tied LOW. AD0-AD11 of the 16-bit data bus are connected to the AD7245 data bus (DB0-DB11). The 12-bit word is written to the AD7245 in one MOV instruction and the analog output responds immediately. In this example the DAC address is D000. A software routine for Figure 12 is given in Table V.




Figure 12. AD7245 to 8086 Interface




Figure 13. AD7245 to 8086 Multiple DAC Interface

ASSUME DS : DACLOAD, CS : DACLOAD
DACLOAD SEGMENT AT 000

00	8CC9	MOV CX,	: DEFINE DATA SEGMENT
		CS	REGISTER
02	8ED9	MOV DS,	: EQUAL TO CODE
		CX	SEGMENT REGISTER
04	BF00D0	MOV DI,	: LOAD DI WITH D000
		#D000	
07	C705	MOV MEM,	: DAC LOADED WITH WXYZ
		"YZWX"	#YZWX
0B	EA00 00		: CONTROL IS RETURNED TO
0E	00FF		THE MONITOR PROGRAM

Table V. Sample Program for Loading AD7245 from 8086

In a multiple DAC system the double-buffering of the AD7245 allows the user to simultaneously update all DACs. In Figure 13, a 12-bit word is loaded to the input latches of each of the DACs in sequence. Then, with one instruction to the appropriate address, $\overline{\text{CS4}}$ (i.e., $\overline{\text{LDAC}}$) is brought LOW, updating all the DACs simultaneously.

AD7245 – MC68000 INTERFACE

Interfacing between the MC68000 and the AD7245 is accomplished using the circuit of Figure 14. Once again the AD7245 is used in the single-buffered mode. A software routine for loading data to the AD7245 is given in Table VI. In this example the AD7245 is located at address E000, and the 12-bit word is written to the DAC in one MOVE instruction.




Figure 14. AD7245 to 68000 Interface

01000	MOVE.W	#X,D0	The desired DAC data, X, is loaded into Data Register 0. X may be any value between 0 and 4095 (decimal) or 0 and OFFF (hexadecimal).
	MOVE.W	D0,\$E000	The Data X is transferred between D0 and the DAC Latch.
	MOVE.B	#228,D7	Control is returned to the System Monitor Program using these two instructions.
	TRAP	#14	

Table VI. Sample Routine for Loading AD7245 from 68000

MICROPROCESSOR INTERFACING – AD7248

Figure 15 shows the connection diagram for interfacing the AD7248 to both the 8085A and 8088 microprocessors. This scheme is also suited to the Z80 microprocessor, but the Z80 address/data bus does not have to be demultiplexed. Data to be loaded to the AD7248 is right-justified. The AD7248 is memory mapped with a separate memory address for the input latch high byte, the input latch low byte and the DAC latch. Data is first written to the AD7248 input latch in two write operations. Either the high byte or the low byte data can be written first to the AD7248 input latch. A write to the AD7248 DAC latch address transfers the input latch data to the DAC latch and updates the output voltage. Alternatively, the LDAC input can be asynchronous or can be common to a number of AD7248s for simultaneous updating of a number of voltage channels.




Figure 15. AD7248 to 8085A/8088 Interface

A connection diagram for the interface between the AD7248 and 68008 microprocessor is shown in Figure 16. Once again, the AD7248 acts as a memory mapped device and data is right-justified. In this case the AD7248 is configured in the automatic transfer mode which means that the high byte of the input latch has the same address as the DAC latch. Data is written to the AD7248 by first writing data to the AD7248 low byte. Writing data to the high byte of the input latch also transfers the input latch contents to the DAC latch and updates the output.




Figure 16. AD7248 to 68008 Interface

An interface circuit for connections to the 6502 or 6809 microprocessors is shown in Figure 17. Once again, the AD7248 is memory mapped and data is right-justified. The procedure for writing data to the AD7248 is as outlined for the 8085A/8088. For the 6502 microprocessor the $\phi 2$ clock is used to generate the \overline{WR} , while for the 6809 the E signal is used.




Figure 17. AD7248 to 6502/6809 Interface

Figure 18 shows a connection diagram between the AD7248 and the 8051 microprocessor. The AD7248 is port mapped in this interface and is configured in the automatic transfer mode. Data to be loaded to the input latch low byte is output to Port 1. Output Line P3.0, which is connected to C/LSB of the AD7248, is pulsed to load data into the low byte of the input latch. Pulsing the P3.1 line, after the high byte data has been set up on Port 1, updates the output of the AD7248. The \overline{WR} input of the AD7248 can be hardwired low in this application because spurious address strobes on C/LSB and C/SMSB do not occur.




Figure 18. AD7248 to MCS-51 Interface

AD7524

FEATURES

Microprocessor Compatible (6800, 8085, Z80, Etc.)
TTL/CMOS Compatible Inputs
On-Chip Data Latches
End Point Linearity
Low Power Consumption
Monotonicity Guaranteed (Full Temperature Range)
Latch Free (No Protection Schottky Required)

APPLICATIONS

Microprocessor Controlled Gain Circuits
Microprocessor Controlled Attenuator Circuits
Microprocessor Controlled Function Generation
Precision AGC Circuits
Bus Structured Instruments

GENERAL DESCRIPTION

The AD7524 is a low cost, 8-bit monolithic CMOS DAC designed for direct interface to most microprocessors.


Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to 1/8LSB with a typical power dissipation of less than 10 milliwatts.

A newly improved design eliminates the protection Schottky previously required and guarantees TTL compatibility when using a +5V supply. Loading speed has been increased for compatibility with most microprocessors.

Featuring operation from +5V to +15V, the AD7524 interfaces directly to most microprocessor buses or output ports.

Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

AD7524 FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION¹

Nonlinearity ($V_{DD} = +15V$)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-16)	Hermetic (Q-16)	Hermetic (Q-16)
± 1/2LSB	AD7524JN	AD7524AQ	AD7524SQ
± 1/4LSB	AD7524KN	AD7524BQ	AD7524TQ
± 1/8LSB	AD7524LN	AD7524CQ	AD7524UQ
	PLCC³ (P-20A)		LCCC⁴ (E-20A)
± 1/2LSB	AD7524JP		AD7524SE
± 1/4LSB	AD7524KP		AD7524TE
± 1/8LSB	AD7524LP		AD7524UE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

($V_{REF} = +10V$, $V_{OUT1} = V_{OUT2} = 0V$ unless otherwise noted)

PARAMETER	LIMIT, $T_A = +25^\circ C$		LIMIT, T_{MIN}, T_{MAX}^1		UNITS	TEST CONDITIONS/COMMENTS
	$V_{DD} = +5V$	$V_{DD} = +15V$	$V_{DD} = 5V$	$V_{DD} = +15V$		
STATIC PERFORMANCE						
Resolution		8	8	8	Bits	
Relative Accuracy						
J, A, S Versions	±1/2	±1/2	±1/2	±1/2	LSB max	
K, B, T Versions	±1/2	±1/4	±1/2	±1/4	LSB max	
L, C, U Versions	±1/2	±1/8	±1/2	±1/8	LSB max	
Monotonicity	guaranteed	guaranteed	guaranteed	guaranteed		
Gain Error ²	±2 1/2	±1 1/4	±3 1/2	±1 1/2	LSB max	
Average Gain TC ³	±40	±10	±40	±10	ppm/°C	Gain TC measured from +25°C to T_{min} or from +25°C to T_{max} $\Delta V_{DD} = \pm 10\%$
dc Supply Rejection, ³ $\Delta\text{Gain}/\Delta V_{DD}$	0.08 0.002	0.02 0.001	0.16 0.01	0.04 0.005	% FSR/% max % FSR/% typ	
Output Leakage Current						
I_{OUT1} (Pin 1)	±50	±50	±400	±200	nA max	DB0-DB7 = 0V; \overline{WR} , $\overline{CS} = 0V$; $V_{REF} = \pm 10V$
I_{OUT2} (Pin 2)	±50	±50	±400	±200	nA max	DB0-DB7 = V_{DD} ; \overline{WR} , $\overline{CS} = 0V$; $V_{REF} = \pm 10V$
DYNAMIC PERFORMANCE						
Output Current Settling Time ³ (to 1/2 LSB)	400	250	500	350	ns max	OUT1 Load = 100Ω, $C_{EXT} = 13pF$; \overline{WR} , $\overline{CS} = 0V$; DB0-DB7 = 0V to V_{DD} to 0V.
ac Feedthrough ³						
at OUT1	0.25	0.25	0.5	0.5	% FSR max	$V_{REF} = \pm 10V$, 100kHz sine wave; DB0-DB7 = 0V; \overline{WR} , $\overline{CS} = 0V$
at OUT2	0.25	0.25	0.5	0.5	% FSR max	
REFERENCE INPUT						
R_{IN} (pin 15 to GND) ⁴	5 20	5 20	5 20	5 20	kΩ min kΩ max	
ANALOG OUTPUTS						
Output Capacitance ³						
C_{OUT1} (pin 1)	120	120	120	120	pF max	DB0-DB7 = V_{DD} ; \overline{WR} , $\overline{CS} = 0V$
C_{OUT2} (pin 2)	30	30	30	30	pF max	
C_{OUT1} (pin 1)	30	30	30	30	pF max	DB0-DB7 = 0V; \overline{WR} , $\overline{CS} = 0V$
C_{OUT2} (pin 2)	120	120	120	120	pF max	
DIGITAL INPUTS						
Input HIGH Voltage Requirement						
V_{IH}	+2.4	+13.5	+2.4	+13.5	V min	
Input LOW Voltage Requirement						
V_{IL}	+0.8	+1.5	+0.8	+1.5	V max	
Input Current						
I_{IN}	±1	±1	±10	±10	μA max	$V_{IN} = 0V$ or V_{DD}
Input Capacitance ³						
DB0-DB7	5	5	5	5	pF max	$V_{IN} = 0V$
\overline{WR} , \overline{CS}	20	20	20	20	pF max	$V_{IN} = 0V$
SWITCHING CHARACTERISTICS						
Chip Select to Write Setup Time ⁵						See timing diagram
t_{CS}						$t_{WR} = t_{CS}$
AD7524J, K, L, A, B, C	170	100	220	130	ns min	
AD7524S, T, U	170	100	240	150	ns min	
Chip Select to Write Hold Time						
t_{CH}						
All Grades	0	0	0	0	ns min	
Write Pulse Width						
t_{WR}						$t_{CS} \geq t_{WR}$, $t_{CH} \geq 0$
AD7524J, K, L, A, B, C	170	100	220	130	ns min	
AD7524S, T, U	170	100	240	150	ns min	
Data Setup Time						
t_{DS}						
AD7524J, K, L, A, B, C	135	60	170	80	ns min	
AD7524S, T, U	135	60	170	100	ns min	
Data Hold Time						
t_{DH}						
All Grades	10	10	10	10	ns min	
POWER SUPPLY						
I_{DD}	1 100	2 100	2 500	2 500	mA max μA max	All Digital Inputs V_{IL} or V_{IH} All Digital Inputs 0V or V_{DD}

NOTES

¹ Temperature Ranges as follows: J, K, L Versions; 0 to +70°C

A, B, C Versions; -25°C to +85°C

S, T, U Versions; -55°C to +125°C

² Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V_{REF} .

³ Guaranteed, not tested.

⁴ DAC thin-film resistor temperature coefficient is approximately -300ppm/°C.

⁵ AC parameter, sample tested @ 25°C to ensure conformance to specifications.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to GND	−0.3V, +17V
V _{REF} to GND	±25V
V _{REF} to GND	±25V
Digital Input Voltage to GND	−0.3V to V _{DD} +0.3V
OUT1, OUT2 to GND	−0.3V to V _{DD} +0.3V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Power Dissipation (Any Package)

To +75°C	450mW
Derates above 75°C by	6mW/°C
Operating Temperature	
Commercial (J, K, L)	0 to +70°C
Industrial (A, B, C)	−25°C to +85°C
Extended (S, T, U)	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

2

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

RELATIVE ACCURACY: A measure of the deviation from a straight line through the end points of the DAC transfer function. Normally expressed as a percentage of full scale range. For the AD7524 DAC, this holds true over the entire V_{REF} range.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2⁻ⁿ) (V_{REF}). A bipolar converter of n bits has a resolution of [2⁻⁽ⁿ⁻¹⁾] [V_{REF}]. Resolution in no way implies linearity.

GAIN ERROR: Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is




measured with all 1s in the DAC after offset error has been adjusted out and is expressed in LSBs. Gain Error is adjustable to zero with an external potentiometer.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from V_{REF} to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from OUT1 and OUT2 terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on OUT1 terminal with all digital inputs LOW or on OUT2 terminal when all inputs are HIGH. This is an error current which contributes an offset voltage at the amplifier output.

PIN CONFIGURATIONS



CIRCUIT DESCRIPTION

CIRCUIT INFORMATION

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and eight N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used — that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. AD7524 Functional Diagram

EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuit for all digital inputs LOW is shown in Figures 2. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source $I_{LEAKAGE}$ is composed of surface and junction leakages to the substrate while the $\frac{1}{256}$ current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switches is 120pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 30pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high is similar to Figure 2 however, the "ON" switches are now on terminal OUT1, hence the 120pF appears at that terminal.




Figure 2. AD7524 DAC Equivalent Circuit — All Digital Inputs Low

INTERFACE LOGIC INFORMATION

MODE SELECTION

AD7524 mode selection is controlled by the \overline{CS} and \overline{WR} inputs.

WRITE MODE

When \overline{CS} and \overline{WR} are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activ-

ity at the DB0–DB7 data bus inputs. In this mode, the AD7524 acts like a nonlatched input D/A converter.

HOLD MODE


When either \overline{CS} or \overline{WR} is HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value corresponding to the last digital input present at DB0–DB7 prior to \overline{WR} or \overline{CS} assuming the HIGH state.

MODE SELECTION TABLE

\overline{CS}	\overline{WR}	MODE	DAC RESPONSE
L	L	Write	DAC responds to data bus (DB0 – DB7) inputs
H	X	Hold	Data bus (DB0 – DB7) is locked out;
X	H	Hold	DAC holds last data present when \overline{WR} or \overline{CS} assumed HIGH state.

L = Low State, H = High State, X = Don't Care.

WRITE CYCLE TIMING DIAGRAM



NOTES:

- All input signal rise and fall times measured from 10% to 90% of V_{DD} . $V_{DD} = +5V$, $t_r = t_f = 20ns$; $V_{DD} = +15V$, $t_r = t_f = 40ns$.
- Timing Measurement Reference level is $\frac{V_{IH} + V_{IL}}{2}$
- $t_{DS} + t_{DH}$ is approximately constant at 145ns min at $+25^\circ C$, $V_{DD} = +5V$ and $t_{wr} = 170ns$ min. The AD7524 is specified for a minimum t_{DH} of 10ns, however, in applications where $t_{DH} > 10ns$, t_{DS} may be reduced accordingly up to the limit $t_{DS} = 65ns$, $t_{DH} = 80ns$.




Figure 3. Supply Current vs. Logic Level

Typical plots of supply current, I_{DD} , versus logic input voltage, V_{IN} , for $V_{DD} = +5V$ and $V_{DD} = +15V$ are shown above.

ANALOG CIRCUIT CONNECTIONS




Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)




Figure 5. Bipolar (4-Quadrant) Operation

DIGITAL INPUT		ANALOG OUTPUT
MSB	LSB	
1	1	$-V_{REF} \left(\frac{255}{256} \right)$
1	0	$-V_{REF} \left(\frac{129}{256} \right)$
1	0	$-V_{REF} \left(\frac{128}{256} \right) = -\frac{V_{REF}}{2}$
0	1	$-V_{REF} \left(\frac{127}{256} \right)$
0	0	$-V_{REF} \left(\frac{1}{256} \right)$
0	0	$-V_{REF} \left(\frac{0}{256} \right) = 0$

Note: $1\text{LSB} = (2^{-8})(V_{REF}) = \frac{1}{256} (V_{REF})$

Table I. Unipolar Binary Code Table

DIGITAL INPUT		ANALOG OUTPUT
MSB	LSB	
1	1	$+V_{REF} \left(\frac{127}{128} \right)$
1	0	$+V_{REF} \left(\frac{1}{128} \right)$
1	0	0
0	1	$-V_{REF} \left(\frac{1}{128} \right)$
0	0	$-V_{REF} \left(\frac{127}{128} \right)$
0	0	$-V_{REF} \left(\frac{128}{128} \right)$

Note: $1\text{LSB} = (2^{-7})(V_{REF}) = \frac{1}{128} (V_{REF})$

Table II. Bipolar (Offset Binary) Code Table

MICROPROCESSOR INTERFACE




Figure 6. AD7524/8085A Interface





Figure 7. AD7524/MC6800 Interface

POWER GENERATION



CIRCUIT EQUATIONS
 $V_1 = -(V_{REF}) (D)$
 $V_2 = +(V_{REF}) (D^2)$
 $V_n = -(V_{REF}) (D^n)$, n an odd integer
 $V_n = +(V_{REF}) (D^n)$, n an even integer

WHERE:
 $D = \frac{DB_7}{2^1} + \frac{DB_6}{2^2} + \dots + \frac{DB_0}{2^8}$
 and
 $DB_n = 1 \text{ or } 0$


FEATURES

- On-Chip Latches for Both DACs
- +5V to +15V Operation
- DACs Matched to 1%
- Four Quadrant Multiplication
- TTL/CMOS Compatible
- Latch Free (Protection Schottkys not Required)

APPLICATIONS

- Digital Control of:
 - Gain/Attenuation
 - Filter Parameters
 - Stereo Audio Circuits
 - X-Y Graphics

AD7528 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The AD7528 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors, including 6800, 8080, 8085, Z80.

The device operates from a +5V to +15V power supply, dissipating only 20mW of power.


Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

PRODUCT HIGHLIGHTS


- DAC to DAC matching: since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a DAC A/DAC B select line has allowed the AD7528 to be packaged in either a small 20-pin 0.3" wide DIP or in 20-terminal surface mount packages.

PIN CONFIGURATIONS


DIP



LCCC



PLCC



SPECIFICATIONS (V_{REF A} = V_{REF B} = +10V; OUT A = OUT B = 0V unless otherwise specified)

Parameter	Version ¹	V _{DD} = +5V		V _{DD} = +15V		Units	Test Conditions/Comments
		T _A = +25°C	T _{min} , T _{max}	T _A = +25°C	T _{min} , T _{max}		
STATIC PERFORMANCE²							
Resolution	All	8	8	8	8	Bits	This is an Endpoint Linearity Specification
Relative Accuracy	J, A, S	±1	±1	±1	±1	LSB max	
	K, B, T	±1/2	±1/2	±1/2	±1/2	LSB max	
	L, C, U	±1/2	±1/2	±1/2	±1/2	LSB max	
Differential Nonlinearity	All	±1	±1	±1	±1	LSB max	All Grades Guaranteed Monotonic Over Full Operating Temperature Range
Gain Error	J, A, S	±4	±6	±4	±5	LSB max	Measured Using Internal RFB A and RFB B. Both DAC Latches Loaded with 11111111. Gain Error is Adjustable Using Circuits of Figures 1 and 2.
	K, B, T	±2	±4	±2	±3	LSB max	
	L, C, U	±1	±3	±1	±1	LSB max	
Gain Temperature Coefficient ⁴	All	±0.007	±0.007	±0.0035	±0.0035	%/°C max	
ΔGain/ΔTemperature	All	±50	±400	±50	±200	nA max	DAC Latches Loaded with 00000000
Output Leakage Current	All	±50	±400	±50	±200	nA max	
OUT A (Pin 2)	All	±50	±400	±50	±200	nA max	
OUT B (Pin 20)	All	±50	±400	±50	±200	nA max	
Input Resistance (V _{REF A} , V _{REF B})	All	8	8	8	8	kΩ min	Input Resistance TC = -300ppm/°C, Typical Input Resistance is 11kΩ
	All	15	15	15	15	kΩ max	
V _{REF A} /V _{REF B} Input Resistance Match	All	±1	±1	±1	±1	% max	
DIGITAL INPUTS³							
Input High Voltage	All	2.4	2.4	13.5	13.5	V min	V _{IN} = 0 or V _{DD}
V _{IH}	All	2.4	2.4	13.5	13.5	V min	
Input Low Voltage	All	0.8	0.8	1.5	1.5	V max	
V _{IL}	All	0.8	0.8	1.5	1.5	V max	
Input Current	All	±1	±10	±1	±10	μA max	
I _{IN}	All	±1	±10	±1	±10	μA max	
Input Capacitance	All	10	10	10	10	pF max	
DB0-DB7	All	10	10	10	10	pF max	
WR, CS, DAC/DACB	All	15	15	15	15	pF max	
SWITCHING CHARACTERISTICS⁴							
Chip Select to Write Set Up Time	All	200	230	60	80	ns min	See Timing Diagram
t _{CS}	All	200	230	60	80	ns min	
Chip Select to Write Hold Time	All	20	30	10	15	ns min	
t _{CH}	All	20	30	10	15	ns min	
DAC Select to Write Set Up Time	All	200	230	60	80	ns min	
t _{AS}	All	200	230	60	80	ns min	
DAC Select to Write Hold Time	All	20	30	10	15	ns min	
t _{AH}	All	20	30	10	15	ns min	
Data Valid to Write Set Up Time	All	110	130	30	40	ns min	
t _{DS}	All	110	130	30	40	ns min	
Data Valid to Write Hold Time	All	0	0	0	0	ns min	
t _{DH}	All	0	0	0	0	ns min	
Write Pulse Width	All	180	200	60	80	ns min	
t _{WR}	All	180	200	60	80	ns min	
POWER SUPPLY							
I _{DD}	All	2	2	2	2	mA max	All Digital Inputs V _{IL} or V _{IH} All Digital Inputs 0V or V _{DD}
	All	100	500	100	500	μA max	

AC PERFORMANCE CHARACTERISTICS⁵ (Measured Using Recommended P.C. Board Layout and AD644 as Output Amplifiers)

Parameter	Version ¹	V _{DD} = +5V		V _{DD} = +15V		Units	Test Conditions/Comments
		T _A = +25°C	T _{min} , T _{max}	T _A = +25°C	T _{min} , T _{max}		
DC SUPPLY REJECTION (ΔGAIN/ΔV _{DD})	All	0.02	0.04	0.01	0.02	% per % max	ΔV _{DD} = ±5%
CURRENT SETTLING TIME ²	All	350	400	180	200	ns max	To 1/2LSB. Out A/Out B load = 100Ω. WR = CS = 0V. DB0-DB7 = 0V to V _{DD} or V _{DD} to 0V
PROPAGATION DELAY (From Digital Input to 90% of Final Analog Output Current)	All	220	270	80	100	ns max	V _{REF A} = V _{REF B} = +10V OUT A, OUT B Load = 100Ω C _{EXT} = 13pF WR, CS = 0V DB0-DB7 = 0V to V _{DD} or V _{DD} to 0V
DIGITAL TO ANALOG GLITCH IMPULSE	All	160	-	440	-	nV sec typ	For Code Transition 00000000 to 11111111
OUTPUT CAPACITANCE							
C _{OUT A}	All	50	50	50	50	pF max	DAC Latches Loaded with 00000000
C _{OUT B}	All	50	50	50	50	pF max	
C _{OUT A}	All	120	120	120	120	pF max	DAC Latches Loaded with 11111111
C _{OUT B}	All	120	120	120	120	pF max	
AC FEEDTHROUGH							
V _{REF A} to OUT A	All	-70	-65	-70	-65	dB max	V _{REF A} , V _{REF B} = 20V p-p Sine Wave @ 100kHz
V _{REF B} to OUT B	All	-70	-65	-70	-65	dB max	
CHANNEL TO CHANNEL ISOLATION							
V _{REF A} to OUT B	All	-77	-	-77	-	dB typ	Both DAC Latches Loaded with 11111111. V _{REF A} = 20V p-p Sine Wave @ 100kHz V _{REF B} = 0V. V _{REF B} = 20V p-p Sine Wave @ 100kHz V _{REF A} = 0V.
V _{REF B} to OUT A	All	-77	-	-77	-	dB typ	
	All	-77	-	-77	-	dB typ	
	All	-77	-	-77	-	dB typ	
DIGITAL CROSSTALK	All	30	-	60	-	nV sec typ	Measured for Code Transition 00000000 to 11111111
HARMONIC DISTORTION	All	-85	-	-85	-	dB typ	V _{IN} = 6V rms @ 1kHz

NOTES

¹Temperature Ranges are J, K, L Versions: 0 to +70°C
A, B, C Versions: -25°C to +85°C
S, T, U Versions: -55°C to +125°C

²Specification applies to both DACs in AD7528.

³Logic inputs are MOS Gates. Typical input current (+25°C) is less than 1nA.

⁴Guaranteed by design but not production tested.

⁵These characteristics are for design guidance only and are not subject to test.

Specifications subject to change without notice.

INTERFACE LOGIC INFORMATION

DAC Selection:

Both DAC latches share a common 8-bit input port. The control input $\overline{\text{DAC A}}/\overline{\text{DAC B}}$ selects which DAC can accept data from the input port.

Mode Selection:

Inputs $\overline{\text{CS}}$ and $\overline{\text{WR}}$ control the operating mode of the selected DAC. See Mode Selection Table below.

Write Mode:

When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7.

Hold Mode:


The selected DAC latch retains the data which was present on DB0-DB7 just prior to $\overline{\text{CS}}$ or $\overline{\text{WR}}$ assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DACA/ DACB	$\overline{\text{CS}}$	$\overline{\text{WR}}$	DACA	DACB
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD

L = Low State H = High State X = Don't Care

Mode Selection Table

WRITE CYCLE TIMING DIAGRAM



- NOTES:
 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V_{DD} .
 $V_{DD} = +5V, t_r = t_f = 20ns$;
 $V_{DD} = +15V, t_r = t_f = 40ns$.
 2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$

CAUTION:

- ESD sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- Do not insert this device into powered sockets. Remove power before insertion or removal.

ABSOLUTE MAXIMUM RATINGS

($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to AGND	0V, +17V
V_{DD} to DGND	0V, +17V
AGND to DGND	$V_{DD} + 0.3V$
DGND to AGND	$V_{DD} + 0.3V$
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{PIN2}, V_{PIN20} to AGND	-0.3V, $V_{DD} + 0.3V$
$V_{REF A}, V_{REF B}$ to AGND	$\pm 25V$
$V_{RFB A}, V_{RFB B}$ to AGND	$\pm 25V$

Power Dissipation (Any Package) to $+75^\circ\text{C}$	450mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$
Operating Temperature Range	
Commercial (J, K, L) Grades	0 to $+70^\circ\text{C}$
Industrial (A, B, C) Grades	-25°C to $+85^\circ\text{C}$
Extended (S, T, U) Grades	-55°C to $+125^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10 secs.)	$+300^\circ\text{C}$

ORDERING INFORMATION¹

Relative Accuracy	Gain Error $T_A = +25^\circ\text{C}$	Temperature Range and Package Options ²		
		0 to $+70^\circ\text{C}$	-25°C to $+85^\circ\text{C}$	-55°C to $+125^\circ\text{C}$
		Plastic DIP (N-20)	Hermetic (Q-20)	Hermetic (Q-20)
$\pm 1\text{LSB}$	$\pm 4\text{LSB}$	AD7528JN	AD7528AQ	AD7528SQ
$\pm 1/2\text{LSB}$	$\pm 2\text{LSB}$	AD7528KN	AD7528BQ	AD7528TQ
$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	AD7528LN	AD7528CQ	AD7528UQ
		PLCC³ (P-20A)		LCCC⁴ (E-20A)
$\pm 1\text{LSB}$	$\pm 4\text{LSB}$	AD7528JP		AD7528SE
$\pm 1/2\text{LSB}$	$\pm 2\text{LSB}$	AD7528KP		AD7528TE
$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	AD7528LP		AD7528UE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

Applying the AD7528




Figure 1. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table I.

NOTES:
¹R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. SEE TABLE 3 FOR RECOMMENDED VALUES.
²C1, C2 PHASE COMPENSATION (10pF-15pF) IS REQUIRED WHEN USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR OSCILLATION.




Figure 2. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.

NOTES:
¹R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. SEE TABLE 3 FOR RECOMMENDED VALUES.
 ADJUST R1 FOR $V_{OUT A} = 0V$ WITH CODE 10000000 IN DAC A LATCH.
 ADJUST R3 FOR $V_{OUT B} = 0V$ WITH CODE 10000000 IN DAC B LATCH.
²MATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAIRS R6, R7 AND R9, R10.
³C1, C2 PHASE COMPENSATION (10pF-15pF) MAY BE REQUIRED IF A1/A3 IS A HIGH-SPEED AMPLIFIER.

DAC Latch Contents		Analog Output (DAC A or DAC B)
MSB	LSB	
1	1	$-V_{IN} \left(\frac{255}{256} \right)$
1	0	$-V_{IN} \left(\frac{129}{256} \right)$
1	0	$-V_{IN} \left(\frac{128}{256} \right) = -\frac{V_{IN}}{2}$
0	1	$-V_{IN} \left(\frac{127}{256} \right)$
0	0	$-V_{IN} \left(\frac{1}{256} \right)$
0	0	$-V_{IN} \left(\frac{0}{256} \right) = 0$

Note: $1LSB = (2^{-8}) \times V_{IN} = \frac{1}{256} (V_{IN})$

Table I. Unipolar Binary Code Table

DAC Latch Contents		Analog Output (DAC A or DAC B)
MSB	LSB	
1	1	$+V_{IN} \left(\frac{127}{128} \right)$
1	0	$+V_{IN} \left(\frac{1}{128} \right)$
1	0	0
0	1	$-V_{IN} \left(\frac{1}{128} \right)$
0	0	$-V_{IN} \left(\frac{127}{128} \right)$
0	0	$-V_{IN} \left(\frac{128}{128} \right)$

Note: $1LSB = (2^{-7}) \times V_{IN} = \frac{1}{128} (V_{IN})$

Table II. Bipolar (Offset Binary) Code Table

Trim Resistor	J/A/S	K/B/T	L/C/U
R1;R3	1k	500	200
R2;R4	330	150	82

Table III. Recommended Trim Resistor Values vs. Grade


FEATURES

Lowest Cost 10-Bit DAC
 Low Cost AD7520 Replacement
 Linearity: 1/2, 1 or 2LSB
 Low Power Dissipation
 Full Four-Quadrant Multiplying DAC
 CMOS/TTL Direct Interface
 Latch Free (Protection Schottky not Required)
 End-Point Linearity

APPLICATIONS

Digitally Controlled Attenuators
 Programmable Gain Amplifiers
 Function Generation
 Linear Automatic Gain Control

AD7533 FUNCTIONAL BLOCK DIAGRAM



Logic: A switch is closed to I_{OUT1} for its digital input in a "HIGH" state.

ORDERING INFORMATION^{1,2}

Nonlinearity	Temperature Range and Package Options ³		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-16)	Hermetic (Q-16)	Hermetic (Q-16)
±0.2%	AD7533JN	AD7533AQ	AD7533SQ
±0.1%	AD7533KN	AD7533BQ	AD7533TQ
±0.05%	AD7533LN	AD7533CQ	AD7533UQ
	PLCC ⁴ (P-20A)		LCCC ⁵ (E-20A)
±0.2%	AD7533JP		AD7533SE
±0.1%	AD7533KP		AD7533TE
±0.05%	AD7533LP		AD7533UE

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²Analog Devices reserves the right to ship ceramic (package outline Q-16) packages in lieu of cerdip (package outline N-16) packages.

³See Section 13 for package outline information.

⁴PLCC: Plastic Leaded Chip Carrier.

⁵LCCC: Leadless Ceramic Chip Carrier.

GENERAL DESCRIPTION

The AD7533 is a low cost 10-bit 4-quadrant multiplying DAC manufactured using an advanced thin-film-on-monolithic-CMOS wafer fabrication process.

Pin and function equivalent to the industry standard AD7520, the AD7533 is recommended as a lower cost alternative for old AD7520 sockets or new 10-bit DAC designs.

AD7533 application flexibility is demonstrated by its ability to interface to TTL or CMOS, operate on +5V to +15V power, and provide proper binary scaling for reference inputs of either positive or negative polarity.

SPECIFICATIONS ($V_{DD} = +15V$; $V_{OUT1} = V_{OUT2} = 0V$; $V_{REF} = +10V$ unless otherwise noted)

PARAMETER	$T_A = 25^\circ\text{C}$	$T_A = \text{Operating Range}$	Test Conditions
STATIC ACCURACY			
Resolution	10 Bits	10 Bits	
Relative Accuracy ¹			
AD7533JN, AD, SD, AQ, SQ	$\pm 0.2\%$ FSR max	$\pm 0.2\%$ FSR max	Digital Inputs = V_{INH}
AD7533KN, BD, TD, BQ, TQ	$\pm 0.1\%$ FSR max	$\pm 0.1\%$ FSR max	
AD7533LN, CD, UD, CQ, UQ	$\pm 0.05\%$ FSR max	$\pm 0.05\%$ FSR max	
Gain Error ^{2,3}	$\pm 1.4\%$ FS max	$\pm 1.5\%$ FS max	
Supply Rejection ⁴			
$\Delta\text{Gain}/\Delta V_{DD}$	0.005%/%	0.008%/%	Digital Inputs = V_{INH} ; $V_{DD} = +14V$ to $+17V$
Output Leakage Current			
I_{OUT1}	$\pm 50\text{nA}$ max	$\pm 200\text{nA}$ max	Digital Inputs = V_{INL} ; $V_{REF} = \pm 10V$
I_{OUT2}	$\pm 50\text{nA}$ max	$\pm 200\text{nA}$ max	Digital Inputs = V_{INH} ; $V_{REF} = \pm 10V$
DYNAMIC ACCURACY			
Output Current Settling Time	600ns max ⁴	800ns ⁵	To 0.05% FSR; $R_{LOAD} = 100\Omega$; Digital Inputs = V_{INH} to V_{INL} or V_{INL} to V_{INH}
Feedthrough Error	$\pm 0.05\%$ FSR max ⁵	$\pm 0.1\%$ FSR max ⁵	Digital Inputs = V_{INL} ; $V_{REF} = \pm 10V$, 100kHz sine wave.
REFERENCE INPUT			
Input Resistance (Pin 15)	5k Ω min, 20k Ω max	5k Ω min, 20k Ω max ⁶	
ANALOG OUTPUTS			
Output Capacitance			
C_{OUT1}	100pF max ⁵	100pF max ⁵	Digital Inputs = V_{INH}
C_{OUT2}	35pF max ⁵	35pF max ⁵	
C_{OUT1}	35pF max ⁵	35pF max ⁵	Digital Inputs = V_{INL}
C_{OUT2}	100pF max ⁵	100pF max ⁵	
DIGITAL INPUTS			
Input High Voltage			
V_{INH}	2.4V min	2.4V min	
Input Low Voltage			
V_{INL}	0.8V max	0.8V max	
Input Leakage Current			
I_{IN}	$\pm 1\mu\text{A}$ max	$\pm 1\mu\text{A}$ max	$V_{IN} = 0V$ and V_{DD}
Input Capacitance			
C_{IN}	8pF max ⁵	8pF max ⁵	
POWER REQUIREMENTS			
V_{DD}	+15V \pm 10%	+15V \pm 10%	Rated Accuracy
V_{DD} Range ⁵	+5V to +16V	+5V to +16V	Functionality with Degraded Performance
I_{DD}	2mA max	2mA max	Digital Inputs = V_{INL} or V_{INH}

NOTES

¹“FSR” is Full-Scale Range.

²Full Scale (FS) = (V_{REF})

³Max gain change from $T_A = +25^\circ\text{C}$ to T_{min} or T_{max} is $\pm 0.1\%$ FSR.

⁴AC parameter, sample tested to ensure specification compliance.

⁵Guaranteed, not tested.

⁶Absolute temperature coefficient is approximately $-300\text{ppm}/^\circ\text{C}$.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to GND	−0.3V, +17V
R _{FB} to GND	±25V
V _{REF} to GND	±25V
Digital Input Voltage Range	−0.3V to V _{DD} +0.3V
OUT 1, OUT 2 to GND	−0.3V to V _{DD} +0.3V
Power Dissipation (Any Package)	
To +75°C	450mW
Derates above +75°C by	6mW/°C

Operating Temperature Range

Commercial (J, K, L Versions)	0 to +70°C
Industrial (A, B, C Versions)	−25°C to +85°C
Extended (S, T, U Versions)	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C

*Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

RELATIVE ACCURACY: Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in % of full-scale range or (sub) multiples of 1LSB.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2^{−n}) (V_{REF}). A bipolar converter of n bits has a resolution for [2^{−(n−1)}] (V_{REF}). Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN ERROR: Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.


FEEDTHROUGH ERROR: Error caused by capacitive coupling from V_{REF} to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from I_{OUT1} and I_{OUT2} terminals to ground.


OUTPUT LEAKAGE CURRENT: Current which appears on I_{OUT1} terminal with all digital inputs LOW or on I_{OUT2} terminal when all inputs are HIGH.

PIN CONFIGURATIONS


DIP



LCCC



PLCC



CIRCUIT DESCRIPTION

GENERAL CIRCUIT INFORMATION

The AD7533, a 10-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used – that is, the binary weighted currents are switched between the I_{OUT1} and I_{OUT2} bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. AD7533 Functional Diagram

One of the CMOS current switches is shown in Figure 2. The geometries of devices 1, 2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N channels. The “ON” resistances of the switches are binarily sealed so the voltage drop across each switch is the same. For example, switch 1 of Figure 2 was designed for an “ON” resistance of 20Ω , switch 2 for 40Ω , and so on. For a 10V reference input, the current through switch 1 is 0.5mA, the current through switch 2 is 0.25mA, and so on, thus maintaining a constant 10mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.




Figure 2. CMOS Switch

EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 3 and 4. In Figure 3 with all digital inputs low, the reference current is switched to I_{OUT2} . The current source $I_{LEAKAGE}$ is composed of surface and junction leakages to the substrate while the $\frac{I}{1024}$ current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The “ON” capacitance of the output N channel switch is 100pF, as shown on the I_{OUT2} terminal. The “OFF” switch capacitance is 35pF, as shown on the I_{OUT1} terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 4, is similar to Figure 3; however, the “ON” switches are now on terminal I_{OUT1} , hence the 100pF at that terminal.




Figure 3. AD7533 Equivalent Circuit – All Digital Inputs Low




Figure 4. AD7533 Equivalent Circuit – All Digital Inputs High

OPERATION


UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

DIGITAL INPUT MSB	LSB	ANALOG OUTPUT (V_{OUT} as shown in Figure 5)
1	1	$-V_{REF} \left(\frac{1023}{1024} \right)$
1	0	$-V_{REF} \left(\frac{513}{1024} \right)$
1	0	$-V_{REF} \left(\frac{512}{1024} \right) = \frac{V_{REF}}{2}$
0	1	$-V_{REF} \left(\frac{511}{1024} \right)$
0	0	$-V_{REF} \left(\frac{1}{1024} \right)$
0	0	$-V_{REF} \left(\frac{0}{1024} \right) = 0$

NOTE:

1. Nominal LSB magnitude for the circuit of Figure 5 is given by $LSB = V_{REF} \left(\frac{1}{1024} \right)$

Table I. Unipolar Binary Code Table



NOTES:

1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
2. C1 PHASE COMPENSATION (5 - 15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER.

Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)


BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

DIGITAL INPUT MSB	LSB	ANALOG OUTPUT (V_{OUT} as shown in Figure 6)
1	1	$+V_{REF} \left(\frac{511}{512} \right)$
1	0	$+V_{REF} \left(\frac{1}{512} \right)$
1	0	0
0	1	$-V_{REF} \left(\frac{1}{512} \right)$
0	0	$-V_{REF} \left(\frac{511}{512} \right)$
0	0	$-V_{REF} \left(\frac{512}{512} \right)$

NOTE:

1. Nominal LSB magnitude for the circuit of Figure 6 is given by $LSB = V_{REF} \left(\frac{1}{512} \right)$

Table II. Bipolar (Offset Binary) Code Table




NOTES:


1. R3, R4 AND R5 SELECTED FOR MATCHING AND TRACKING.
2. R1, R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIERS.

Figure 6. Bipolar Operation (4-Quadrant Multiplication)


10-BIT AND SIGN MULTIPLYING DAC




PROGRAMMABLE FUNCTION GENERATOR




DIVIDER (DIGITALLY CONTROLLED GAIN)



MODIFIED SCALE FACTOR AND OFFSET



DIGITALLY PROGRAMMABLE LIMIT DETECTOR



AD7534

FEATURES

All Grades 14-Bit Monotonic Over the Full Temperature Range

Full 4-Quadrant Multiplication
Microprocessor Compatible with Double Buffered Inputs

Exceptionally Low Gain Temperature Coefficient,
0.5ppm/°C typ


Small 20-Pin DIP and Surface Mount Package

Low Output Leakage (<20nA) Over the Full Temperature Range

APPLICATIONS

Microprocessor Based Control Systems
Digital Audio Reconstruction
High Precision Servo Control
Control and Measurement in High Temperature Environments

AD7534 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The AD7534 is a 14-bit monolithic CMOS D/A converter which uses thin-film resistors and laser trimming to achieve excellent linearity.

The device is configured to accept right-justified data in two bytes from an 8-bit data bus. Standard Chip Select and Memory Write logic is used to access the DAC. Address lines A0 and A1 control internal register loading and transfer.

A novel low leakage configuration (patent pending) enables the AD7534 to exhibit excellent output leakage current characteristics over the specified temperature range.


The device is fully protected against CMOS "latch up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op amp. The AD7534 is manufactured using the Linear Compatible CMOS (LC²MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

PRODUCT HIGHLIGHTS


- Guaranteed Monotonicity**
The AD7534 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- Low Output Leakage**
By tying V_{SS} (Pin 20) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
- Microprocessor Compatibility**
High speed input control (TTL/5V CMOS compatible) allows direct interfacing to most of the popular 8-bit and 16-bit microprocessors.
- Monolithic Construction**
For increased reliability and reduced package size – 0.3" 20-pin DIP and 20-terminal surface mount package.

PIN CONFIGURATIONS

DIP



PLCC



SPECIFICATIONS¹

($V_{DD} = +11.4V$ to $+15.75V^2$, $V_{REF} = +10V$, $V_{PIN3} = V_{PIN4} = 0V$, $V_{SS} = -300mV$.
All specifications T_{min} to T_{max} unless otherwise stated)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	14	14	14	14	Bits	All grades guaranteed monotonic over temperature. Measured using internal R_{FB} and includes effects of leakage current and gain T.C.
Relative Accuracy	± 2	± 1	± 2	± 1	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	
Full Scale Error	± 8	± 4	± 8	± 4	LSB max	
Gain Temperature Coefficient ³ $\Delta\text{Gain}/\Delta\text{Temperature}$	± 5	± 2.5	± 5	± 2.5	ppm/°C max	Typical value is 0.5ppm/°C
Output Leakage Current I_{OUT} (Pin 3)						
+ 25°C	± 5	± 5	± 5	± 5	nA max	All digital inputs 0V $V_{SS} = -300mV$ $V_{SS} = 0V$
T_{min} to T_{max}	± 10	± 10	± 20	± 20	nA max	
T_{min} to T_{max}	± 25	± 25	± 150	± 150	nA max	
REFERENCE INPUT						
Input Resistance, Pin 1	3.5 10	3.5 10	3.5 10	3.5 10	k Ω min k Ω max	Typical Input Resistance = 6k Ω
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	$V_{IN} = 0V$ or V_{DD}
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current)						
+ 25°C	± 1	± 1	± 1	± 1	μA max	
T_{min} to T_{max}	± 10	± 10	± 10	± 10	μA max	
C_{IN} (Input Capacitance) ³	7	7	7	7	pF max	
POWER SUPPLY						
V_{DD} Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V min/V max	Specifications guaranteed over this range. All digital inputs V_{IL} or V_{IH} All digital inputs 0V or V_{DD}
V_{SS} Range	-200/-500	-200/-500	-200/-500	-200/-500	mV min/mV max	
I_{DD}	3	3	3	3	mA max	
	500	500	500	500	μA max	

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance only and are not subject to test.

($V_{REF} = +10V$, $V_{PIN3} = V_{PIN4} = 0V$, $V_{SS} = -300mV$, Output Amplifier is AD544 except where stated).

Parameter	$V_{DD} = +11.4V$ to $+15.75V$ $T_A = 25^\circ C$ $T_A = T_{min}$, T_{max}		Units	Test Conditions/Comments
Output Current Settling Time	1.5	-	μs max	To 0.003% of full scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1's and all 0's. Typical value of Settling Time is 0.8 μs .
Digital to Analog Glitch Impulse	100	-	nV-sec typ	Measured with $V_{REF} = 0V$. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1's and all 0's.
Multiplying Feedthrough Error ⁴	3	5	mV p-p typ	$V_{REF} = \pm 10V$, 10kHz sine wave DAC register loaded with all 0's.
Power Supply Rejection $\Delta\text{Gain}/\Delta V_{DD}$	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance C_{OUT} (Pin 3)	260	260	pF max	DAC register loaded with all 1's
C_{OUT} (Pin 3)	130	130	pF max	DAC register loaded with all 0's
Output Noise Voltage Density (10Hz - 100kHz)	15	-	nV/ \sqrt{Hz} typ	Measured between R_{FB} and I_{OUT}

NOTES

¹Temperature range as follows: J, K Versions: 0 to +70°C

A, B Versions: -25°C to +85°C

S, T Versions: -55°C to +125°C

²Specifications are guaranteed for a V_{DD} of +11.4V to +15.75V. At $V_{DD} = 5V$, the device is fully functional with degraded specifications.

³Guaranteed by Product Assurance testing.

⁴Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹ ($V_{DD} = +11.4V$ to $+15.75V$, $V_{REF} = +10V$, $V_{PIN3} = V_{PIN4} = 0V$, $V_{SS} = -300mV$)

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = 0$ to $+70^\circ C$ $T_A = -25^\circ C$ to $+85^\circ C$	Limit at $T_A = -55^\circ C$ to $+125^\circ C$	Units	Test Conditions/Comments
t_1	0	0	0	ns min	Address Valid to Write Setup Time
t_2	0	0	0	ns min	Address Valid to Write Hold Time
t_3	60	70	80	ns min	Data Setup Time
t_4	20	20	30	ns min	Data Hold Time
t_5	0	0	0	ns min	Chip Select to Write Setup Time
t_6	0	0	0	ns min	Chip Select to Write Hold Time
t_7	170	200	240	ns min	Write Pulse Width

NOTES

¹Temperature range as follows: J, K Versions: 0 to $+70^\circ C$
 A, B Versions: $-25^\circ C$ to $+85^\circ C$
 S, T Versions: $-55^\circ C$ to $+125^\circ C$

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise stated)

V_{DD} (Pin 19) to DGND	$-0.3V$, $+17V$
V_{SS} (Pin 20) to AGND	$-15V$, $+0.3V$
V_{REF} (Pin 1) to AGND	$\pm 25V$
V_{RFB} (Pin 2) to AGND	$\pm 25V$
Digital Input Voltage (Pins 7–18) to DGND	$-0.3V$, $V_{DD} + 0.3V$
V_{PIN3} to DGND	$-0.3V$, $V_{DD} + 0.3V$
AGND to DGND	$-0.3V$, $V_{DD} + 0.3V$
Power Dissipation (Any Package)	
To $+75^\circ C$	450mW
Derates above $+75^\circ C$	6mW/ $^\circ C$

Operating Temperature Range

Commercial (J, K Versions)	0 to $+70^\circ C$
Industrial (A, B Versions)	$-25^\circ C$ to $+85^\circ C$
Extended (S, T Versions)	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10secs)	$+300^\circ C$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



ORDERING INFORMATION¹


Relative Accuracy T_{min} to T_{max}	Full-Scale Error T_{min} to T_{max}	Temperature Range and Package Options ²			PLCC ³ (P-20A) 0 to $+70^\circ C$
		Plastic DIP (N-20) 0 to $+70^\circ C$	Hermetic DIP (D-20) $-25^\circ C$ to $+85^\circ C$	Hermetic DIP (D-20) $-55^\circ C$ to $+125^\circ C$	
$\pm 2LSB$	$\pm 8LSB$	AD7534JN	AD7534AD	AD7534SD	AD7534JP
$\pm 1LSB$	$\pm 4LSB$	AD7534KN	AD7534BD	AD7534TD	AD7534KP

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.



NOTES
 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. $t_r = t_f = 20\text{ns}$.
 2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IN} + V_L}{2}$

Figure 1. AD7534 Timing Diagram

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 2 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 2 is given in Table I.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high speed op-amps are used.




Figure 2. Unipolar Binary Operation

Binary Number In DAC Register		Analog Output, V_{OUT}
MSB	LSB	
11	1111 1111 1111	$-V_{IN} \left(\frac{16383}{16384} \right)$
10	0000 0000 0000	$-V_{IN} \left(\frac{8192}{16384} \right) = -1/2 V_{IN}$
00	0000 0000 0001	$-V_{IN} \left(\frac{1}{16384} \right)$
00	0000 0000 0000	0V

Table I. Unipolar Binary Code Table for AD7534

WR	CS	A1	A0	Function
X ¹	1	X	X	Device not selected
1	X	X	X	No data transfer
0	0	0	0	DAC loaded directly from Data Bus ²
0	0	0	1	MS Input Register loaded from Data Bus
0	0	1	0	LS Input Register loaded from Data Bus
0	0	1	1	DAC Register loaded from Input Registers.

NOTES
 1. X = Don't Care
 2. When $A_1 = 0$, $A_0 = 0$ all DAC registers are transparent, so by placing all 0s or all 1s on the data inputs the user can load the DAC to zero or full-scale output in one write operation. This facility simplifies system calibration.

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 3. Offset binary coding is used.

With the DAC loaded to 10 0000 0000 0000, adjust R3 for $V_O = 0V$. Alternatively, one can omit R3 and R4 and adjust the ratio of R7 and R8 for $V_O = 0V$. Full scale trimming can be accomplished by adjusting the amplitude of V_{IN} or by varying the value of R9.

Resistors R7, R8 and R9 should be matched to 0.003%. Mismatch of R7 and R8 causes both offset and full scale error. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficient match.

The code table for Figure 3 is given in Table II.




Figure 3. Bipolar Operation

Binary Number in DAC Register		Analog Output
MSB	LSB	
11	1111 1111 1111	$+V_{IN} \left(\frac{8191}{8192} \right)$
10	0000 0000 0001	$+V_{IN} \left(\frac{1}{8192} \right)$
10	0000 0000 0000	0
01	1111 1111 1111	$-V_{IN} \left(\frac{1}{8192} \right)$
00	0000 0000 0000	$-V_{IN} \left(\frac{8192}{8192} \right)$

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 3.

FEATURES

All Grades 14-Bit Monotonic Over the Full Temperature Range

Range

Full Four Quadrant Multiplication

Microprocessor Compatible with Double Buffered Inputs

Exceptionally Low Gain Temperature Coefficient, 0.5ppm/°C typ

Low Output Leakage (<20nA) Over the Full Temperature Range

APPLICATIONS


Microprocessor Based Control Systems

Digital Audio

Precision Servo Control

Control and Measurement in High Temperature Environments

AD7535 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The AD7535 is a 14-bit monolithic CMOS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.

Standard Chip Select and Memory Write logic is used to access the DAC.




A novel low leakage configuration (patent pending) enables the AD7535 to exhibit excellent output leakage current characteristics over the specified temperature range.

The device is fully protected against CMOS "latch up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op-amp. The AD7535 is manufactured using the Linear Compatible CMOS (LC²MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

PRODUCT HIGHLIGHTS

- Guaranteed Monotonicity**
The AD7535 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- Low Output Leakage**
By tying V_{SS} (Pin 27) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
- Microprocessor Compatibility**
High speed input control (TTL/5V CMOS compatible) allows direct interfacing to most of the popular 8-bit and 16-bit microprocessors. When interfacing to 8-bit processors $\overline{\text{CSMSB}}$ and $\overline{\text{CSLSB}}$ are separate and the 8-bit data bus is connected to both the MS Input Register and the LS Input Register. For straight 14-bit parallel loading $\overline{\text{CSMSB}}$ and $\overline{\text{CSLSB}}$ are tied together giving one chip select to load the 14-bit word.

PIN CONFIGURATIONS



SPECIFICATIONS¹

($V_{DD} = +11.4V$ to $+15.75V^2$, $V_{REF} = +10V$; $V_{PIN4} = V_{PIN5} = 0V$, $V_{SS} = -300mV$)
 All specifications T_{min} to T_{max} unless otherwise stated.)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	14	14	14	14	Bits	
Relative Accuracy	± 2	± 1	± 2	± 1	LSB max	All grades guaranteed monotonic over temperature.
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	
Full Scale Error	± 8	± 4	± 8	± 4	LSB max	Measured using internal R_{FB} and includes effects of leakage current and gain T.C.
Gain Temperature Coefficient ² ; Δ Gain/ Δ Temperature	± 5	± 2.5	± 5	± 2.5	ppm/ $^{\circ}C$ max	Typical value is 0.5ppm/ $^{\circ}C$
Output Leakage Current I_{OUT} (Pin 4) + 25 $^{\circ}C$	± 5	± 5	± 5	± 5	nA max	All digital inputs 0V
T_{min} to T_{max}	± 10	± 10	± 20	± 20	nA max	$V_{SS} = -300mV$
T_{min} to T_{max}	± 25	± 25	± 150	± 150	nA max	$V_{SS} = 0V$
REFERENCE INPUT						
Input resistance, pin 1	3.5 10	3.5 10	3.5 10	3.5 10	k Ω min k Ω max	Typical Input Resistance = 6k Ω
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current) + 25 $^{\circ}C$	± 1	± 1	± 1	± 1	μA max	$V_{IN} = 0V$ or V_{DD}
T_{min} to T_{max}	± 10	± 10	± 10	± 10	μA max	
C_{IN} (Input Capacitance) ³	7	7	7	7	pF max	
POWER SUPPLY						
V_{DD} Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V_{min}/V_{max}	Specification guaranteed over this range
V_{SS} Range	-200/-500	-200/-500	-200/-500	-200/-500	mV min/mV max	All digital inputs V_{IL} or V_{IH}
I_{DD}	4 500	4 500	4 500	4 500	mA max μA max	All digital inputs 0V or V_{DD}

These characteristics are included for Design Guidance only and are not subject to test.

AC PERFORMANCE CHARACTERISTICS

($V_{DD} = +11.4V$ to $+15.75V$, $V_{REF} = +10V$, $V_{PIN4} = V_{PIN5} = 0V$, $V_{SS} = 0V$ OR $-300mV$, Output Amplifier is AD544 except where stated).

Parameter	$T_A = 25^{\circ}C$ $T_A = T_{min}, T_{max}$		Units	Test Conditions/Comments
Output Current Settling Time	1.5	-	μs max	To 0.003% of full scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1's and all 0's. Typical value of Settling Time is 0.8 μs .
Digital to Analog Glitch Impulse	50	-	nV-sec typ	Measured with $V_{REF} = 0V$. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1's and all 0's.
Multiplying Feedthrough Error ⁴	3	5	mV p-p typ	$V_{REF} = \pm 10V$, 10kHz sine wave DAC register loaded with all 0's.
Power Supply Rejection Δ Gain/ ΔV_{DD}	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance C_{OUT} (Pin 4)	260	260	pF max	DAC register loaded with all 1s
C_{OUT} (Pin 4)	130	130	pF max	DAC register loaded with all 0s
Output Noise Voltage Density (10Hz – 100kHz)	15	-	nV \sqrt{Hz} typ	Measured between R_{FB} and I_{OUT}

NOTES

¹Temperature range as follows: J, K Versions: 0 to +70 $^{\circ}C$

A, B Versions: -25 $^{\circ}C$ to +85 $^{\circ}C$

S, T Versions: -55 $^{\circ}C$ to +125 $^{\circ}C$

²Specifications are guaranteed for a V_{DD} of +11.4V to +15.75V. At $V_{DD} = 5V$, the device is fully functional with degraded specifications.

³Guaranteed by Product Assurance testing.

⁴Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹

($V_{DD} = +11.4V$ to $+15.75V$, $V_{REF} = +10V$, $V_{PIN4} = V_{PIN5} = 0V$, $V_{SS} = 0V$ or $-300mV$)
 All specifications T_{min} to T_{max} unless otherwise stated. See Figure 1 for Timing Diagram.)

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = 0$ to $+70^\circ C$ $T_A = -25^\circ C$ to $+85^\circ C$	Limit at $T_A = -55^\circ C$ to $+125^\circ C$	Units	Test Conditions/Comments
t_1	0	0	0	ns min	CSMSB or CSLSB to WR Setup Time
t_2	0	0	0	ns min	CSMSB or CSLSB to WR Hold Time
t_3	170	200	240	ns min	LDAC Pulse Width
t_4	170	200	240	ns min	Write Pulse Width
t_5	140	160	180	ns min	Data Setup Time
t_6	20	20	30	ns min	Data Hold Time

NOTES

¹Temperature range as follows: J, K Versions: 0 to $+70^\circ C$
 A, B Versions: $-25^\circ C$ to $+85^\circ C$
 S, T Versions: $-55^\circ C$ to $+125^\circ C$

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise stated)

V_{DD} (Pin 26) to DGND	$-0.3V$, $+17V$
V_{SS} (Pin 27) to AGND	$-15V$, $+0.3V$
V_{REFS} (Pin 1) to AGND	$\pm 25V$
V_{REFE} (Pin 2) to AGND	$\pm 25V$
V_{RFB} (Pin 3) to AGND	$\pm 25V$
Digital Input Voltage (Pins 8–25) to DGND	$-0.3V$, $V_{DD} + 0.3V$
V_{PIN4} to DGND	$-0.3V$, $V_{DD} + 0.3V$
AGND to DGND	$-0.3V$, $V_{DD} + 0.3V$
Power Dissipation (Any Package)	
To $+75^\circ C$	1000mW
Derates above $+75^\circ C$	10mW/ $^\circ C$

Operating Temperature Range

Commercial (J, K Versions)	0 to $+70^\circ C$
Industrial (A, B Versions)	$-25^\circ C$ to $+85^\circ C$
Extended (S, T Versions)	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10secs)	$+300^\circ C$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



ORDERING INFORMATION¹

Relative Accuracy	Full-Scale Error T_{min} to T_{max}	Temperature Range and Package Options ²				
		Plastic DIP (N-28) 0 to $+70^\circ C$	Hermetic DIP (D-28) $-25^\circ C$ to $+85^\circ C$	Hermetic DIP (D-28) $-55^\circ C$ to $+125^\circ C$	PLCC ³ (P-28A) 0 to $+70^\circ C$	LCCC ⁴ (E-28A) $-55^\circ C$ to $+125^\circ C$
$\pm 2LSB$	$\pm 8LSB$	AD7535JN	AD7535AD	AD7535SD	AD7535JP	AD7535SE
$\pm 1LSB$	$\pm 4LSB$	AD7535KN	AD7535BD	AD7535TD	AD7535KP	AD7535TE

NOTES


¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.



- NOTES
- ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. $t_1 = t_2 = 20\text{ns}$.
 - TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{in} + V_R}{2}$.
 - IF LDAC IS ACTIVATED PRIOR TO THE RISING EDGE OF WR, THEN IT MUST STAY LOW FOR t_3 OR LONGER AFTER WR GOES HIGH.

Figure 1. AD7535 Timing Diagram

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 2 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 2 is given in Table I.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.




Figure 2. Unipolar Bipolar Operation

Binary Number In DAC Register	Analog Output, V_{OUT}
MSB LSB 11 1111 1111 1111	$-V_{IN} \left(\frac{16383}{16384} \right)$
10 0000 0000 0000	$-V_{IN} \left(\frac{8192}{16384} \right) = -1/2 V_{IN}$
00 0000 0000 0001	$-V_{IN} \left(\frac{1}{16384} \right)$
00 0000 0000 0000	0V

Table I. Unipolar Binary Code Table for AD7535

CSMSB	CSLSB	LDAC	WR	Operation
0	1	1	0	Load MS Input Register
1	0	1	0	Load LS Input Register
0	0	1	0	Load MS and LS Input Registers
1	1	0	X	Load DAC Register from Input Registers
0	0	0	0	All Registers are transparent
1	1	1	X	No operation
X	X	1	1	No operation

NOTE X = Don't Care

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 3. Offset binary coding is used.

With the DAC loaded to 10 0000 0000 0000, adjust R1 for $V_O = 0V$. Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for $V_O = 0V$. Full-scale trimming can be accomplished by adjusting the amplitude of V_{IN} or by varying the value of R7.

Resistors R5, R6 and R7 should be ratio matched to 0.006%. Mismatch of R5 and R6 causes both offset and full-scale error. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

A range of precision voltage dividers, manufactured by Vishay, offers a suitable solution to implementing the bipolar circuit described above. The resistor networks are TCR and Ratio Matched, giving excellent performance over temperature.

The code table for Figure 3 is given in Table II.




Figure 3. Bipolar Operation

Binary Number in DAC Register	Analog Output V_{OUT}
MSB LSB 11 1111 1111 1111	$+V_{IN} \left(\frac{8191}{8192} \right)$
10 0000 0000 0001	$+V_{IN} \left(\frac{1}{8192} \right)$
10 0000 0000 0000	0V
01 1111 1111 1111	$-V_{IN} \left(\frac{1}{8192} \right)$
00 0000 0000 0000	$-V_{IN} \left(\frac{8192}{8192} \right)$

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 3.

FEATURES

- Full 4-Quadrant Multiplication without External Resistors
- All Grades 14-Bit Monotonic over the Full Temperature Range
- Low Output Leakage (<20nA) over the Full Temperature Range
- Low Gain Temperature Coefficient, 2ppm/ $^{\circ}$ C



APPLICATIONS

- Control and Measurement in High Temperature Environments
- Digital Audio
- Precision Servo Control
- All Microprocessor Based Control Systems

GENERAL DESCRIPTION

The AD7536 is a 14-bit monolithic CMOS D/A converter. The part is laser trimmed and specified as a dedicated bipolar DAC. The resistors needed for 4-quadrant multiplication are contained on the chip. Thus, the user requires only the AD7536, a voltage reference and two op-amps for bipolar operation. The AD7536 has the same low leakage configuration (patent pending) as the other members of the 14-bit CMOS DAC family. The excellent output leakage current characteristics also ensure exceptional stability of linearity and gain error over the full temperature range.

The device is speed compatible with most microprocessors and accepts TTL or 5V CMOS logic level inputs. There is standard Chip Select and Memory Write logic for easy interfacing. The AD7536 has full protection against CMOS "latch-up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op-amp.

PIN CONFIGURATIONS**AD7536 FUNCTIONAL BLOCK DIAGRAM****PRODUCT HIGHLIGHTS**

- Bipolar Operation**
The AD7536 gives the user 4-Quadrant Multiplication without any external resistors.
- Guaranteed Monotonicity**
14-Bit monotonicity is guaranteed over the full temperature range for all grades.
- Low Output Leakage**
The device has excellent output leakage current characteristics at all temperatures.

SPECIFICATIONS¹

($V_{DD} = +11.4V$ to $+15.75V^2$, $V_{REF} = +10V$; $V_{PIN4} = V_{PIN5} = 0V$, $V_{SS} = -300mV$.
All specifications T_{min} to T_{max} unless otherwise stated.)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	14	14	14	14	Bits	1LSB = $2V_{REF}/2^{14}$
Relative Accuracy	± 2	± 1	± 2	± 1	LSB max	All grades guaranteed monotonic over temperature.
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	Measured using internal R_{FB} and includes effects of leakage current and gain T.C.
Gain Error	± 16	± 8	± 16	± 8	LSB max	
Offset Error	± 4	± 4	± 4	± 4	LSB max	Error due to mismatch between R_{FB} and offset resistor. It also includes leakage current to I_{OUT} and is measured when DAC is loaded with all 0's.
Gain Temperature Coefficient ³ , Δ Gain/ Δ Temperature	± 5	± 5	± 5	± 5	ppm/ $^{\circ}C$ max	Typical Value is 2ppm/ $^{\circ}C$
Offset Temperature Coefficient ³ , Δ Offset/ Δ Temperature	± 5	± 2.5	± 5	± 2.5	ppm/ $^{\circ}C$ max	Typical Value is 1ppm/ $^{\circ}C$
INPUT RESISTANCES						
V_{REF} Input Resistance, Pin 2	3	3	3	3	k Ω min	Typical Input Resistance = 6k Ω
	13	13	13	13	k Ω max	
V_{IN} Input Resistance, Pin 28	2	2	2	2	k Ω min	Typical Input Resistance = 4k Ω
	8	8	8	8	k Ω max	
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	$V_{IN} = 0V$ or V_{DD}
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current)						
+ 25 $^{\circ}C$	± 1	± 1	± 1	± 1	μA max	
T_{min} to T_{max}	+ 10	+ 10	+ 10	+ 10	μA max	
C_{IN} (Input Capacitance) ³	7	7	7	7	pF max	
POWER SUPPLY						
V_{DD} Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V_{min}/V_{max}	Specification guaranteed over this range.
V_{SS} Range	-200/-500	-200/-500	-200/-500	-200/-500	mV min/mV max	
I_{DD}	4	4	4	4	mA max	All digital inputs V_{IL} or V_{IH} All digital inputs 0V or V_{DD}
	500	500	500	500	μA max	
Power Supply Rejection Δ Gain/ ΔV_{DD}	± 0.02	± 0.02	± 0.02	± 0.02	% per % max	$\Delta V_{DD} = V_{DD} \text{ max} - V_{DD} \text{ min}$

AC PERFORMANCE CHARACTERISTICS ($V_{DD} = +11.4V$ to $+15.75V$, $V_{REF} = +10V$, $V_{PIN4} = V_{PIN5} = 0V$, $V_{SS} = 0V$ OR $-300mV$.)

Parameter	$T_A = 25^{\circ}C$ $T_A = T_{min}$, T_{max}	Units	Test Conditions/Comments
Current Settling Time	1.5	μs max	To 0.003% of full scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1's and all 0's. Typical value of Settling Time is 0.8 μs .
Digital-to-Analog Glitch Impulse	50	nV-sec typ	Measured with $V_{REF} = 0V$. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1's and all 0's.
Multiplying Feedthrough Error ⁴	4	mV p-p typ	$V_{REF} = \pm 10V$, 1kHz sine wave DAC register loaded with 10 0000 0000 0000
Output Capacitance			
C_{OUT} (Pin 4)	260	pF max	DAC register loaded with all 1's
C_{OUT} (Pin 4)	130	pF max	DAC register loaded with all 0's
Output Noise Voltage Density (10Hz – 100kHz)	50	nV/ \sqrt{Hz} typ	Measured between R_{FB} and I_{OUT}

NOTES

¹Temperature range as follows: J, K Versions: 0 to +70 $^{\circ}C$
A, B Versions: -25 $^{\circ}C$ to +85 $^{\circ}C$
S, T Versions: -55 $^{\circ}C$ to +125 $^{\circ}C$

²Specifications are guaranteed for a V_{DD} of +11.4V to +15.75V. At $V_{DD} = 5V$, the device is fully functional with degraded specifications.

³Guaranteed by Product Assurance testing.

⁴Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

Specifications subject to change without notice.

TIMING CHARACTERISTICS

($V_{DD} = +11.4V$ to $+15.75V$, $V_{REF} = +10V$, $V_{PINA} = V_{PINS} = 0V$, $V_{SS} = 0V$ or $-300mV$)
 All specifications T_{min} to T_{max} unless otherwise stated. See Figure 1 for Timing Diagram.)

Parameter	Limit at $T_A = 25^\circ C$	Limit at		Units	Test Conditions/Comments
		$T_A = 0$ to $+70^\circ C$	$T_A = -25^\circ C$ to $+85^\circ C$		
t_1	0	0	0	ns min	CSMSB or CSLSB to WR Setup Time
t_2	0	0	0	ns min	CSMSB or CSLSB to WR Hold Time
t_3	170	200	240	ns min	LDAC Pulse Width
t_4	170	200	240	ns min	Write Pulse Width
t_5	140	160	180	ns min	Data Setup Time
t_6	20	20	30	ns min	Data Hold Time

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

($T_A = 25^\circ C$ unless otherwise stated)

V_{DD} (pin 26) to DGND	-0.3V, +17V
V_{SS} (pin 27) to AGND	-15V, +0.3V
V_{REF} (pin 2) to AGND	$\pm 25V$
V_{INV} (pin 28) to AGND	$\pm 25V$
R_{INT} (pin 1) to AGND	$\pm 25V$
R_{FB} (pin 3) to AGND	$\pm 25V$
Digital Input Voltage (pins 8-25) to DGND	$\pm 25V$
Digital Input Voltage (pins 8-25) to DGND	-0.3V, $V_{DD} + 0.3V$
V_{PINA} to DGND	-0.3V, $V_{DD} + 0.3V$
AGND to DGND	-0.3V, $V_{DD} + 0.3V$
Power Dissipation (Any Package)	
$T_o + 75^\circ C$	1000mW

Derates above $+75^\circ C$	10mW/ $^\circ C$
Operating Temperature Range	
Commercial Plastic (J, K versions)	0 to $+70^\circ C$
Industrial Ceramic (A, B versions)	$-25^\circ C$ to $+85^\circ C$
Extended Ceramic (S, T versions)	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10 secs)	$+300^\circ C$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



ORDERING INFORMATION¹

Temperature Range and Package Options²

Relative Accuracy T_{min} to T_{max}	Gain Error T_{min} to T_{max}	Plastic DIP (N-28)	Hermetic DIP (D-28)	Hermetic DIP (D-28)	PLCC ³ (P-28A)	LCCC ⁴ (E-28A)
		0 to $+70^\circ C$	$-25^\circ C$ to $+85^\circ C$	$-55^\circ C$ to $+125^\circ C$	0 to $+70^\circ C$	$-55^\circ C$ to $+125^\circ C$
$\pm 2LSB$	$\pm 16LSB$	AD7536JN	AD7536AD	AD7536SD	AD7536JP	AD7536SE
$\pm 1LSB$	$\pm 8LSB$	AD7536KN	AD7536BD	AD7536TD	AD7536KP	AD7536TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.




Figure 1. AD7536 Timing Diagram

BIPOLAR OPERATION (4-Quadrant Multiplication)

Figure 2 shows the AD7536 connected for bipolar operation. Specified accuracy is attained without the need for expensive closely matched external resistors. R1 and R2 provide an optional gain adjustment and capacitor C1 helps prevent overshoot and ringing when high-speed op-amps are used. The -300mV bias voltage for V_{SS} is derived from R3, R4 and C2.

Table I shows the Offset Binary Code Table obtained with the circuit of Figure 2. It should be noted that the user can get a 2's Complement transfer function by inverting the MSB of the DAC word.

Binary Number in DAC Register		Analog Output V_{OUT}
MSB	LSB	
11	1111 1111 1111	$+V_{IN} \left(\frac{8191}{8192} \right)$
10	0000 0000 0001	$+V_{IN} \left(\frac{1}{8192} \right)$
10	0000 0000 0000	0V
00	0000 0000 0001	$-V_{IN} \left(\frac{8191}{8192} \right)$
00	0000 0000 0000	$-V_{IN} \left(\frac{8192}{8192} \right) = -V_{IN}$

Table I. Offset Binary Code Table for AD7536

CSMSB	CSLSB	LDAC	WR	Operation
0	1	1	0	Load MS Input Register
1	0	1	0	Load LS Input Register
0	0	1	0	Load MS and LS Input Registers
1	1	0	X	Load DAC Register from Input Registers
0	0	0	0	All Registers are transparent
1	1	1	X	No operation
X	X	1	1	No operation

NOTE X = Don't Care




Figure 2. AD7536 Operation

OFFSET AND GAIN ADJUSTMENT FOR FIGURE 2.

Offset Adjustment

1. Adjust offset of amplifier A1 so that potential at R_{INT} is $<10\mu\text{V}$ with respect to Signal Ground.
2. Load DAC register with 10 0000 0000 0000.
3. Adjust offset of amplifier A2 until $V_O = 0\text{V}$ ($<10\mu\text{V}$).

Gain Adjustment

1. Load DAC register with all 1's.
2. Trim potentiometer R2 so that $V_O = +V_{IN} \left(\frac{8191}{8192} \right)$

For high-temperature applications, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Offset Error, Full Scale Error and Gain T.C. specifications of the AD7536, trimming of the Offset and Gain is not necessary.


FEATURES

- Two 12-Bit DACs in One Package
- DAC Ladder Resistance Matching: 0.5%
- Space Saving Skinny DIP and Surface Mount Packages
- 4-Quadrant Multiplication
- Low Gain Error (1LSB max Over Temperature)
- Byte Loading Structure
- Fast Interface Timing

APPLICATIONS

- Automatic Test Equipment
- Programmable Filters
- Audio Applications
- Synchro Applications
- Process Control

AD7537 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7537 contains two 12-bit current output DACs on one monolithic chip. A separate reference input is provided for each DAC. The dual DAC saves valuable board space, and the monolithic construction ensures excellent thermal tracking. Both DACs are guaranteed 12-bit monotonic over the full temperature range.

The AD7537 has a 2-byte (8LSBs, 4MSBs) loading structure. It is designed for right-justified data format. The control signals for register loading are A0, A1, \overline{CS} , \overline{WR} and \overline{UPD} . Data is loaded to the input registers when \overline{CS} and \overline{WR} are low. To transfer this data to the DAC registers, \overline{UPD} must be taken low with \overline{WR} .

Added features on the AD7537 include an asynchronous \overline{CLR} line which is very useful in calibration routines. When this is taken low, all registers are cleared. The double buffering of the data inputs allows simultaneous update of both DACs. Also, each DAC has a separate AGND line. This increases the device versatility; for instance one DAC may be operated with AGND biased while the other is connected in the standard configuration.

The AD7537 is manufactured using the Linear Compatible CMOS (LC²MOS) process. It is speed compatible with most microprocessors and accepts TTL, 74HC and 5V CMOS logic level inputs.

PRODUCT HIGHLIGHTS

1. DAC to DAC Matching:
Since both DACs are fabricated on the same chip, precise matching and tracking is inherent. Many applications which are not practical using two discrete DACs are now possible. Typical matching: 0.5%.
2. Small Package Size:
The AD7537 is available in both 0.3" wide 24-pin DIPs and in 28-terminal surface mount packages.
3. Wide Power Supply Tolerance:
The device operates on a +12V to +15V V_{DD} , with $\pm 10\%$ tolerance on this nominal figure. All specifications are guaranteed over this range.

CLR	UPD	CS	WR	A1	A0	FUNCTION
1	1	1	X	X	X	No Data Transfer
1	1	X	1	X	X	No Data Transfer
0	X	X	X	X	X	All Registers Cleared
1	1	0	0	0	0	DAC A LS Input Register Loaded with DB7-DB0 (LSB)
1	1	0	0	0	1	DAC A MS Input Register Loaded with DB3 (MSB)-DB0
1	1	0	0	1	0	DAC B LS Input Register Loaded with DB7-DB0 (LSB)
1	1	0	0	1	1	DAC B MS Input Register Loaded with DB3 (MSB)-DB0
1	0	1	0	X	X	DAC A, DAC B Registers Updated Simultaneously from Input Registers
1	0	0	0	X	X	DAC A, DAC B Registers are Transparent

NOTE: X = Don't care

Table I. AD7537 Truth Table

SPECIFICATIONS¹ ($V_{DD} = +12V$ to $+15V$, $\pm 10\%$, $V_{REFA} = V_{REFB} = 10V$; $I_{OUTA} = AGNDA = 0V$, $I_{OUTB} = AGNDB = 0V$. All specifications T_{min} to T_{max} unless otherwise specified.)

Parameter	J/A Versions	K/B Versions	L/C Versions	S Version	T Version	U Version	Units	Test Conditions/Comments
ACCURACY								
Resolution	12	12	12	12	12	12	Bits	
Relative Accuracy	± 1	$\pm 1/2$	$\pm 1/2$	± 1	$\pm 1/2$	$\pm 1/2$	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	± 1	± 1	LSB max	All grades guaranteed monotonic over temperature. Measured using R_{FRA} , R_{FBB} . Both DAC registers loaded with all 1's.
Gain Error	± 6	± 3	± 1	± 6	± 3	± 2	LSB max	
Gain Temperature Coefficient ² ; Δ Gain/ Δ Temperature	± 5	± 5	± 5	± 5	± 5	± 5	ppm/ $^{\circ}C$ max	Typical value is 1ppm/ $^{\circ}C$.
Output Leakage Current								
I_{OUTA} (Pin 2) +25 $^{\circ}C$	10	10	10	10	10	10	nA max	DAC A Register loaded with all 0s
T_{min} to T_{max}	150	150	150	250	250	250	nA max	
I_{OUTB} (Pin 23) +25 $^{\circ}C$	10	10	10	10	10	10	nA max	DAC B Register loaded with all 0s
T_{min} to T_{max}	150	150	150	250	250	250	nA max	
REFERENCE INPUT								
Input Resistance (Pin 4, Pin 21)	9 20	9 20	9 20	9 20	9 20	9 20	k Ω min k Ω max	Typical Input Resistance = 14k Ω
V_{REFA} , V_{REFB} Input Resistance Match	± 3	± 3	± 1	± 3	± 3	± 1	% max	Typically $\pm 0.5\%$
DIGITAL INPUTS								
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	2.4	2.4	V min	
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current) +25 $^{\circ}C$	± 1	± 1	± 1	± 1	± 1	± 1	μA max	$V_{IN} = V_{DD}$
T_{min} to T_{max}	± 10	± 10	± 10	± 10	± 10	± 10	μA max	
C_{IN} (Input Capacitance) ²	10	10	10	10	10	10	pF max	
POWER SUPPLY³								
V_{DD}	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	V min/V max	
I_{DD}	2	2	2	2	2	2	mA max	

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance only and are not subject to test.

($V_{DD} = +12V$ to $+15V$; $V_{REFA} = V_{REFB} = +10V$, $I_{OUTA} = AGNDA = 0V$, $I_{OUTB} = AGNDB = 0V$. Output Amplifiers are AD644 except where stated.)

Parameter	$T_A = +25^{\circ}C$	$T_A = T_{min}, T_{max}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	–	μs max	To 0.01% of full-scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC output measured from falling edge of WR. Typical Value of Settling Time is 0.8 μs .
Digital-to-Analog Glitch Impulse	7	–	nV-s typ	Measured with $V_{REFA} = V_{REFB} = 0V$, I_{OUTA} , I_{OUTB} load = 100 Ω , $C_{EXT} = 13pF$. DAC registers alternately loaded with all 0s and all 1s.
AC Feedthrough⁴				
V_{REFA} to I_{OUTA}	–70	–65	dB max	V_{REFA} , $V_{REFB} = 20V$ p-p 10kHz sine wave. DAC registers loaded with all 0s.
V_{REFB} to I_{OUTB}	–70	–65	dB max	
Power Supply Rejection				
Δ Gain/ ΔV_{DD}	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = V_{DD} \text{ max} - V_{DD} \text{ min}$
Output Capacitance				
C_{OUTA}	70	70	pF max	DACA, DAC B loaded with all 0s
C_{OUTB}	70	70	pF max	
C_{OUTA}	140	140	pF max	DACA, DAC B loaded with all 1s
C_{OUTB}	140	140	pF max	
Channel-to-Channel Isolation				
V_{REFA} to I_{OUTB}	–84	–	dB typ	$V_{REFA} = 20V$ p-p 10kHz sine wave, $V_{REFB} = 0V$. Both DACs loaded with all 1s.
V_{REFB} to I_{OUTA}	–84	–	dB typ	$V_{REFB} = 20V$ p-p 10kHz sine wave, $V_{REFA} = 0V$. Both DACs loaded with all 1s.
Digital Crosstalk	7	–	nV-s typ	Measured for a Code Transition of all 0s to all 1s. I_{OUTA} , I_{OUTB} load = 100 Ω , $C_{EXT} = 13pF$.
Output Noise Voltage Density (10Hz–100kHz)	25	–	nV/ \sqrt{Hz} typ	Measured between R_{FRA} and I_{OUTA} or R_{FBB} and I_{OUTB} . Frequency of measurement is 10Hz–100kHz.
Total Harmonic Distortion	–82	–	dB typ	$V_{IN} = 6V$ rms, 1kHz. Both DACs loaded with all 1s.

NOTES

¹Temperature range as follows: J, K, L Versions: 0 to $+70^{\circ}C$.

A, B, C Versions: $-25^{\circ}C$ to $+85^{\circ}C$.

S, T, U Versions: $-55^{\circ}C$ to $+125^{\circ}C$.

²Sample tested at $25^{\circ}C$ to ensure compliance.

³Functional at $V_{DD} = 5V$ with degraded specifications.

⁴Pin 12 (DGND) on ceramic packages is connected to sh.

Specifications subject to change without notice.

TIMING CHARACTERISTICS ($V_{DD} = 10.8V$ to $16.5V$, $V_{REFA} = V_{REFB} = +10V$, $I_{OUTA} = AGNDA = 0V$, $I_{OUTB} = AGNDB = 0V$).

Parameter	Limit at $T_A = +25^\circ C$	Limit at $T_A = 0$ to $+70^\circ C$ $T_A = -25^\circ C$ to $+85^\circ C$	Limit at $T_A = -55^\circ C$ to $+125^\circ C$	Units	Test Conditions/Comments
t_1	15	15	30	ns min	Address Valid to Write Setup Time
t_2	15	15	25	ns min	Address Valid to Write Hold Time
t_3	60	80	80	ns min	Data Setup Time
t_4	25	25	25	ns min	Data Hold Time
t_5	0	0	0	ns min	Chip Select or Update to Write Setup Time
t_6	0	0	0	ns min	Chip Select or Update to Write Hold Time
t_7	80	80	100	ns min	Write Pulse Width
t_8	80	80	100	ns min	Clear Pulse Width

NOTE

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*


($T_A = 25^\circ C$ unless otherwise stated)

V_{DD} to DGND	$-0.3V, +17V$
V_{REFA}, V_{REFB} to AGNDA, AGNDB	$\pm 25V$
V_{RFBA}, V_{RFBB} to AGNDA, AGNDB	$\pm 25V$
Digital Input Voltage to DGND	$-0.3V, V_{DD} + 0.3V$
I_{OUTA}, I_{OUTB} to DGND	$-0.3V, V_{DD} + 0.3V$
AGNDA, AGNDB to DGND	$-0.3V, V_{DD} + 0.3V$
Power Dissipation (Any Package)	
To $+75^\circ C$	450mW
Derates above $+75^\circ C$	6mW/ $^\circ C$

Operating Temperature Range

Commercial (J, K, L Versions)	0 to $+70^\circ C$
Industrial (A, B, C Versions)	$-25^\circ C$ to $+85^\circ C$
Extended (S, T, U Versions)	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10secs)	$+300^\circ C$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



NOTES

- All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF $+5V$. $t_r = t_f = 20ns$.
- TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$

Figure 1. Timing Diagram for AD7537

ORDERING INFORMATION^{1,2}

Relative Accuracy $T_{min}-T_{max}$	Gain Error $T_{min}-T_{max}$	Temperature Range and Package Options ³		
		0 to $+70^\circ C$	$-25^\circ C$ to $+85^\circ C$	$-55^\circ C$ to $+125^\circ C$
		Plastic DIP (N-24)	Hermetic (Q-24)	Hermetic (Q-24)
$\pm 1LSB$	$\pm 6LSB$	AD7537JN	AD7537AQ	AD7537SQ
$\pm 1/2LSB$	$\pm 3LSB$	AD7537KN	AD7537BQ	AD7537TQ
$\pm 1/2LSB$	$\pm 1LSB$	AD7537LN	AD7537CQ	
$\pm 1/2LSB$	$\pm 2LSB$			AD7537UQ
		PLCC ⁴ (P-28A)		LCCC ⁵ (E-28A)
$\pm 1LSB$	$\pm 6LSB$	AD7537JP		AD7537SE
$\pm 1/2LSB$	$\pm 3LSB$	AD7537KP		AD7537TE
$\pm 1/2LSB$	$\pm 1LSB$	AD7537LP		
$\pm 1/2LSB$	$\pm 2LSB$			AD7537UQ

NOTES

- To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
- Analog Devices reserves the right to ship ceramic packages in lieu of cerdip packages.
- See Section 13 for package outline information.
- PLCC: Plastic Leaded Chip Carrier.
- LCCC: Leadless Ceramic Chip Carrier.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



CIRCUIT INFORMATION – D/A SECTION

The AD7537 contains two identical 12-bit multiplying D/A converters. Each DAC consists of a highly stable R-2R ladder and 12 N-channel current steering switches. Figure 2 shows a simplified D/A circuit for DAC A. In the R-2R ladder, binary weighted currents are steered between I_{OUTA} and AGNDA. The current flowing in each ladder leg is constant, irrespective of switch state. The feedback resistor R_{FBA} is used with an op amp to convert the current flowing in I_{OUTA} to a voltage output.




Figure 2. Simplified Circuit Diagram for DAC A

EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows the equivalent circuit for one of the D/A converters (DAC A) in the AD7537. A similar equivalent circuit can be drawn for DAC B.

C_{OUT} is the output capacitance due to the N-channel switches and varies from about 50pF to 150pF with digital input code. The current source I_{LKG} is composed of surface and junction leakages and approximately doubles every 10°C. R_O is the equivalent output resistance of the device which varies with input code.





Figure 3. Equivalent Analog Circuit for DAC A

DIGITAL CIRCUIT INFORMATION

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1nA.

PIN CONFIGURATIONS



PIN FUNCTION DESCRIPTION (DIP)

PIN	MNEMONIC	DESCRIPTION
1	AGNDA	Analog Ground for DAC A.
2	I_{OUTA}	Current output terminal of DAC A.
3	R_{FBA}	Feedback resistor for DAC A.
4	V_{REFA}	Reference input to DAC A.
5	\overline{CS}	Chip Select Input. Active low.
6-14	DB0-DB7	Eight data inputs, DB0-DB7.
12	DGND	Digital Ground.
15	A0	Address Line 0.
16	A1	Address Line 1.
17	\overline{CLR}	Clear Input. Active low. Clears all registers.
18	\overline{WR}	Write Input. Active low.
19	\overline{UPD}	Updates DAC Registers from inputs registers.
20	V_{DD}	Power supply input. Nominally +12V to +15V, with $\pm 10\%$ tolerance.
21	V_{REFB}	Reference input to DAC B.
22	R_{FBB}	Feedback resistor for DAC B.
23	I_{OUTB}	Current output terminal of DAC B.
24	AGNDB	Analog Ground for DAC B.

FEATURES

All Grades 14-Bit Monotonic Over the Full Temperature Range
Low Cost 14-Bit Upgrade for 12-Bit Systems
14-Bit Parallel Load with Double Buffered Inputs
Small 24-Pin, 0.3" DIP
Low Output Leakage (<20nA) Over the Full Temperature Range)

APPLICATIONS

Microprocessor Based Control Systems
Digital Audio
Precision Servo Control
Control and Measurement in High Temperature Environments


GENERAL DESCRIPTION

The AD7538 is a 14-bit monolithic CMOS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.

The DAC is loaded by a single 14-bit wide word using standard Chip Select and Memory Write Logic. Double buffering, which is optional using \overline{LDAC} , allows simultaneous update in a system containing multiple AD7538s.

A novel low leakage configuration (U.S. Patent No. 4,590,456) enables the AD7538 to exhibit excellent output leakage current characteristics over the specified temperature range.

The AD7538 is manufactured using the Linear Compatible CMOS (LC²MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

AD7538 FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

- Guaranteed Monotonicity**
The AD7538 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- Low Cost**
The AD7538, with its 14-bit dynamic range, affords a low cost solution for 12-bit system upgrades.
- Small Package Size**
The AD7538 is packaged in a small 24-pin, 0.3" DIP.
- Low Output Leakage**
By tying V_{SS} (Pin 24) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
- Wide Power Supply Tolerance**
The device operates on a +12 to +15V V_{DD} , with a $\pm 5\%$ tolerance on this nominal figure. All specifications are guaranteed over this range.

SPECIFICATIONS¹

($V_{DD} = +11.4V$ to $+15.75V^2$, $V_{REF} = +10V$; $V_{PIN3} = V_{PIN4} = 0V$, $V_{SS} = -300mV$
All specifications T_{min} to T_{max} unless otherwise stated.)

Parameter	J, K Versions	A, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	14	14	14	14	Bits	All grades guaranteed monotonic over temperature. Measured using internal R_{FB} DAC registers loaded with all 1s.
Relative Accuracy	± 2	± 1	± 2	± 1	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	
Full-Scale Error						
+ 25°C	± 4	± 4	± 4	± 4	LSB max	
T_{min} to T_{max}	± 8	± 5	± 10	± 6	LSB max	
Gain Temperature Coefficient ³ ; Δ Gain/ Δ Temperature	± 2	± 2	± 2	± 2	ppm/°C typ	
Output Leakage Current I_{OUT} (Pin 3)						All digital inputs 0V $V_{SS} = -300mV$ $V_{SS} = 0V$
+ 25°C	± 5	± 5	± 5	± 5	nA max	
T_{min} to T_{max}	± 10	± 10	± 20	± 20	nA max	
T_{min} to T_{max}	± 25	± 25	± 150	± 150	nA max	
REFERENCE INPUT						
Input Resistance, Pin 1	3.5 10	3.5 10	3.5 10	3.5 10	k Ω min k Ω max	Typical Input Resistance = 6k Ω
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	$V_{IN} = 0V$ or V_{DD}
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current)						
+ 25°C	± 1	± 1	± 1	± 1	μ A max	
T_{min} to T_{max}	± 10	± 10	± 10	± 10	μ A max	
C_{IN} (Input Capacitance) ³	7	7	7	7	pF max	
POWER SUPPLY						
V_{DD} Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V_{min}/V_{max}	Specification guaranteed over this range All digital inputs V_{IL} or V_{IH} All digital inputs 0V or V_{DD}
V_{SS} Range	-200/-500	-200/-500	-200/-500	-200/-500	mV min/mV max	
I_{DD}	4	4	4	4	mA max	
	500	500	500	500	μ A max	

These characteristics are included for Design Guidance only and are not subject to test.
($V_{DD} = +11.4V$ to $+15.75V$, $V_{REF} = +10V$, $V_{PIN3} = V_{PIN4} = 0V$, $V_{SS} = 0V$ OR $-300mV$,
Output Amplifier is AD711 except where stated).

AC PERFORMANCE CHARACTERISTICS

Parameter	$T_A = 25^\circ C$ $T_A = T_{min}$, T_{max}		Units	Test Conditions/Comments
Output Current Settling Time	1.5	–	μ s max	To 0.003% of full-scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1s and all 0s. Typical value of Settling Time is 0.8 μ s.
Digital to Analog Glitch Impulse	20	–	nV-sec typ	Measured with $V_{REF} = 0V$. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1s and all 0s.
Multiplying Feedthrough Error	3	5	mV p-p typ	$V_{REF} = \pm 10V$, 10kHz sine wave DAC register loaded with all 0s.
Power Supply Rejection Δ Gain/ ΔV_{DD}	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance				
C_{OUT} (Pin 3)	260	260	pF max	DAC register loaded with all 1s
C_{OUT} (Pin 3)	130	130	pF max	DAC register loaded with all 0s
Output Noise Voltage Density (10Hz – 100kHz)	15	–	nV \sqrt{Hz} typ	Measured between R_{FB} and I_{OUT}

NOTES

¹Temperature range as follows:

J, K Versions: 0 to +70°C

A, B Versions: –25°C to +85°C

S, T Versions: –55°C to +125°C

²Specifications are guaranteed for a V_{DD} of +11.4V to +15.75V. At $V_{DD} = 5V$, the device is fully functional with degraded specifications.

³Sample tested to ensure compliance.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹

($V_{DD} = +11.4V$ to $+15.75V$, $V_{REF} = +10V$, $V_{PIN3} = V_{PIN4} = 0V$, $V_{SS} = 0V$ or $-300mV$
 All specifications T_{min} to T_{max} unless otherwise stated. See Figure 1 for Timing Diagram.)

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = 0$ to $+70^\circ C$ $T_A = -25^\circ C$ to $+85^\circ C$	Limit at $T_A = -55^\circ C$ to $+125^\circ C$	Units	Test Conditions/Comments
t_1	0	0	0	ns min	\overline{CS} to \overline{WR} Setup Time
t_2	0	0	0	ns min	\overline{CS} to \overline{WR} Hold Time
t_3	170	200	240	ns min	LDAC Pulse Width
t_4	170	200	240	ns min	Write Pulse Width
t_5	140	160	180	ns min	Data Setup Time
t_6	20	20	30	ns min	Data Hold Time

2

NOTES

¹Temperature range as follows: J, K Versions: 0 to $+70^\circ C$
 A, B Versions: $-25^\circ C$ to $+85^\circ C$,
 S, T Versions: $-55^\circ C$ to $+125^\circ C$

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise stated)

V_{DD} (Pin 23) to DGND	$-0.3V$, $+17V$
V_{SS} (Pin 24) to AGND	$-15V$, $+0.3V$
V_{REF} (Pin 1) to AGND	$\pm 25V$
V_{RFB} (Pin 2) to AGND	$\pm 25V$
Digital Input Voltage (Pins 6–22) to DGND	$-0.3V$, $V_{DD} + 0.3V$
V_{PIN3} to DGND	$-0.3V$, $V_{DD} + 0.3V$
AGND to DGND	$-0.3V$, $V_{DD} + 0.3V$
Power Dissipation (Any Package)	
$T_O + 75^\circ C$	1000mW
Derates above $+75^\circ C$	10mW/ $^\circ C$


Operating Temperature Range

Commercial (J, K versions)	0 to $+70^\circ C$
Industrial (A, B versions)	$-25^\circ C$ to $+85^\circ C$
Extended (S, T versions)	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10sec)	$+300^\circ C$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.




NOTES

- ALL INPUT SIGNAL RISE AND FALL TIMES MEASURES FROM 10% TO 90% OF $+5V$. $t_r = t_f = 20ns$.
- TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$
- If LDAC IS ACTIVATED PRIOR TO THE RISING EDGE OF WR, THEN IT MUST STAY LOW FOR t_3 OR LONGER AFTER WR GOES HIGH.

Figure 1. AD7538 Timing Diagram

PIN CONFIGURATION



TERMINOLOGY

RELATIVE ACCURACY

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of full-scale reading.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB max over the operating temperature range ensures monotonicity.

GAIN ERROR

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with $V_{REF} = AGND$.

OUTPUT CAPACITANCE

This is the capacitance from I_{OUT} to AGND.

OUTPUT LEAKAGE CURRENT

Output Leakage Current is current which appears at I_{OUT} with the DAC register loaded to all 0s.

MULTIPLYING FEEDTHROUGH ERROR

This is the ac error due to capacitive feedthrough from V_{REF} terminal to I_{OUT} with DAC register loaded to all zeros.

ORDERING INFORMATION

Relative Accuracy T_{min} to T_{max}	Full Scale Error T_{min} to T_{max}	Temperature Range and Package Options*		
		Plastic (N-24) 0 to +70°C	Hermetic (Q-24) -25°C to +85°C	Hermetic (Q-24) -55°C to +125°C
± 2 LSB	± 8 LSB	AD7538JN	AD7538AQ	AD7538SQ
± 1 LSB	± 4 LSB	AD7538KN	AD7538BQ	AD7538TQ

*See Section 13 for package outline information.

PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	V _{REF}	Voltage Reference.
2	R _{FB}	Feedback resistor. Used to close the loop around an external op amp.
3	I _{OUT}	Current Output Terminal.
4	AGND	Analog Ground
5	DGND	Digital Ground
6-19	DB13-DB0	Data Inputs. Bit 13 (MSB) to Bit 0 (LSB).
20	LDAC	Chip Select input. Active LOW.
21	CS	Asynchronous Load DAC input. Active LOW.
22	WR	Write input. Active LOW.

CS	LDAC	WR	OPERATION
0	1	0	Load Input Register.
1	0	X	Load DAC Register from Input Register.
0	0	0	Input and DAC Registers are transparent
1	1	X	No operation.
X	1	1	No operation.

NOTE: X = Don't Care.

23	V _{DD}	+12V to +15V supply input.
24	V _{SS}	Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should be at a negative voltage. See Figures 4 and 5 for recommended circuitry.

CIRCUIT INFORMATION




Figure 2. Simplified Circuit Diagram for the AD7538 D/A Section

D/A SECTION

Figure 2 shows a simplified circuit diagram for the AD7538 D/A section. The three MSBs of the 14-bit Data Word are decoded to drive the seven switches A-G. The 11 LSBs of the Data Word consist of an R-2R ladder operated in a current steering configuration.

The R-2R ladder current is 1/8 of the total reference input current. 7/8 I flows in the parallel ladder structure. Switches A-G steer equally weighted currents between I_{OUT} and AGND.

Since the input resistance at V_{REF} is constant, it may be driven by a voltage source or a current source of positive or negative polarity.

EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows an equivalent circuit for the analog section of the AD7538 D/A converter. The current source I_{LEAKAGE} is composed of surface and junction leakages. The resistor R_O denotes the equivalent output resistance of the DAC which varies with input code. C_{OUT} is the capacitance due to the current steering switches and varies from about 90pF to 180pF (typical values) depending upon the digital input. g(V_{REF}, N) is

the Thevenin equivalent voltage generator due to the reference input voltage, V_{REF}, and the transfer function of the DAC ladder, N.




Figure 3. AD7538 Equivalent Analog Output Circuit

DIGITAL SECTION

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1nA. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5V logic levels.

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 4 is given in Table I.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.




Figure 4. Unipolar Binary Operation

Binary Number In DAC Register		Analog Output, V_{OUT}
MSB	LSB	
11 1111	1111 1111	$-V_{IN} \left(\frac{16383}{16384} \right)$
10 0000	0000 0000	$-V_{IN} \left(\frac{8192}{16384} \right) = -1/2 V_{IN}$
00 0000	0000 0001	$-V_{IN} \left(\frac{1}{16384} \right)$
00 0000	0000 0000	0V

Table I. Unipolar Binary Code Table for AD7538

For zero offset adjustment, the DAC register is loaded with all 0s and amplifier offset (V_{OS}) adjusted so that V_{OUT} is 0V. Adjusting V_{OUT} to 0V is not necessary in many applications, but it is recommended that V_{OS} be no greater than $(25 \times 10^{-6}) (V_{REF})$ to maintain specified DAC accuracy (see Applications Hints).

Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 so that $V_{OUTA} = -V_{IN}(16383/16384)$. For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7538, Gain Error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used. The code table for Figure 5 is given in Table II.

With the DAC loaded to 10 0000 0000 0000, adjust R1 for $V_{O} = 0V$. Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for $V_{O} = 0V$. Full-scale trimming can be accomplished by adjusting the amplitude of V_{IN} or by varying the value of R7.

The values given for R1, R2 are the minimum necessary to calibrate the system for resistors, R5, R6, R7 ratio matched to 0.1%. System linearity error is independent of resistor ratio matching and is affected by DAC linearity error only.

When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

For further information see "CMOS DAC Application Guide", 2nd Edition, Publication Number G872A-15-4/86 available from Analog Devices.




Figure 5. Bipolar Operation

Binary Number in DAC Register		Analog Output V_{OUT}
MSB	LSB	
11 1111	1111 1111	$+V_{IN} \left(\frac{8191}{8192} \right)$
10 0000	0000 0001	$+V_{IN} \left(\frac{1}{8192} \right)$
10 0000	0000 0000	0V
01 1111	1111 1111	$-V_{IN} \left(\frac{1}{8192} \right)$
00 0000	0000 0000	$-V_{IN} \left(\frac{8192}{8192} \right)$

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.

LOW LEAKAGE CONFIGURATION

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures, the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7538 features a leakage reduction configuration (U.S. Patent No. 4,590,456) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If V_{SS} (Pin 24) is tied to AGND then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility, V_{SS} should be tied to a voltage of approximately $-0.3V$ as in Figures 4 and 5. A simple resistor divider (R_3 , R_4) produces approximately $-300mV$ from $-15V$. The capacitor C_2 in parallel with R_3 is an integral part of the low leakage configuration and must be $4.7\mu F$ or greater. Figure 6 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.




Figure 6. Graph of Typical Leakage Current vs. Temperature for AD7538

PROGRAMMABLE GAIN AMPLIFIER

The circuit shown in Figure 7 provides a programmable gain amplifier (PGA). In it the DAC behaves as a programmable resistance and thus allows the circuit gain to be digitally controlled.




Figure 7. Programmable Gain Amplifier (PGA)

The transfer function of Figure 7 is:

$$\text{Gain} = \frac{V_{OUT}}{V_{IN}} = - \frac{R_{EQ}}{R_{FB}} \quad (1)$$

R_{EQ} is the equivalent transfer impedance of the DAC from the V_{REF} pin to the I_{OUT} pin and can be expressed as

$$R_{EQ} = \frac{2^n R_{IN}}{N} \quad (2)$$

Where: n is the resolution of the DAC

N is the DAC input code in decimal

R_{IN} is the constant input impedance of the DAC ($R_{IN} = R_{LAD}$)

Substituting this expression into Equation 1 and assuming zero gain error for the DAC ($R_{IN} = R_{FB}$) the transfer function simplifies to

$$\frac{V_{OUT}}{V_{IN}} = - \frac{2^n}{N} \quad (3)$$

The ratio $N/2^n$ is commonly represented by the term D and, as such, is the fractional representation of the digital input word.

$$\frac{V_{OUT}}{V_{IN}} = - \frac{2^n}{N} = - \frac{1}{D} \quad (4)$$

Equation 4 indicates that the gain of the circuit can be varied from 16,384 down to unity (actually 16,384/16,383) in 16,383 steps. The all 0s code is never applied. This avoids an open-loop condition thereby saturating the amplifier. With the all 0s code excluded there remains $2^n - 1$ possible input codes allowing a choice of $2^n - 1$ output levels. In dB terms the dynamic range is

$$20 \log_{10} \frac{V_{OUT}}{V_{IN}} = 20 \log_{10} (2^n - 1) = 84dB.$$

APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on V_{OS} , where V_{OS} is the amplifier input offset voltage. To maintain specified accuracy with V_{REF} at 10V, it is recommended that V_{OS} be no greater than 0.25mV, or (25×10^{-6}) (V_{REF}), over the temperature range of operation. The AD711 is a suitable op amp. The op amp has a wide bandwidth and high slew rate and is recommended for ac and other applications requiring fast settling.

General Ground Management: Since the AD7538 is specified for high accuracy, it is important to use a proper grounding technique. AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7538. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7538 AGND and DGND pins (1N914 or equivalent).

MICROPROCESSOR INTERFACING

The AD7538 is designed for easy interfacing to 16-bit microprocessors and can be treated as a memory mapped peripheral. This reduces the amount of external logic needed for interfacing to a minimal.

AD7538-8086 INTERFACE

Figure 8 shows the 8086 processor interface to a single device. In this setup the double buffering feature (using $\overline{\text{LDAC}}$) of the DAC is not used. The 14-bit word is written to the DAC in one MOV instruction and the analog output responds immediately.




Figure 8. AD7538 - 8086 Interface Circuit

In a multiple DAC system the double buffering of the AD7538 allows the user to simultaneously update all DACs. In Figure 9, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e., $\overline{\text{LDAC}}$) is brought low, updating all the DACs simultaneously.




Figure 9. AD7538 - 8086 Interface: Multiple DAC System

AD7538-MC68000 INTERFACE

Figure 10 shows the MC68000 processor interface to a single device. In this setup the double buffering feature of the DAC is not used and the appropriate data is written into the DAC in one MOVE instruction.




Figure 10. AD7538 - MC68000 Interface

DIGITAL FEEDTHROUGH

The digital inputs to the AD7538 are directly connected to the microprocessor bus in the preceding interface configurations. These inputs will be constantly changing even when the device is not selected. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 11 shows an interface circuit which uses this technique. All data inputs are latched from the bus by the $\overline{\text{CS}}$ signal. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.





Figure 11. AD7538 Interface Circuit Using Latches to Minimize Digital Feedthrough

FEATURES

Improved Version of AD7541
Full Four Quadrant Multiplication
12-Bit Linearity (End-Point)
All Parts Guaranteed Monotonic
TTL/CMOS Compatible
Low Cost
Protection Schottky not Required
Low Logic Input Leakage

AD7541A FUNCTIONAL BLOCK DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

Logic: A switch is closed to I_{OUT1} for its digital input in a "HIGH" state.

GENERAL DESCRIPTION

The Analog Devices' AD7541A is a low cost, high performance 12-bit monolithic multiplying digital to analog converter. It is fabricated using advanced, low noise, thin film on CMOS technology and is available in a standard 18-pin DIP and in 20-terminal surface mount packages.

The AD7541A is functionally and pin compatible with the industry standard AD7541 device and offers improved specifications and performance. The improved design ensures that the device is latch-up free so no output Schottky protection diodes are required.

This new device uses laser wafer trimming to provide full 12-bit end-point linearity with several new high performance grades.

PRODUCT HIGHLIGHTS

Compatibility: The AD7541A can be used as a direct replacement for any AD7541-type device. As with the Analog Devices AD7541, the digital inputs are TTL/CMOS compatible and have been designed to have a $\pm 1\mu\text{A}$ maximum input current requirement so as not to load the driving circuitry.

Improvements: The AD7541A offers the following improved specifications over the AD7541:

1. Gain Error for all grades has been reduced with premium grade versions having a maximum gain error of $\pm 3\text{LSB}$.
2. Gain Error temperature coefficient has been reduced to 2ppm/ $^{\circ}\text{C}$ typical and 5ppm/ $^{\circ}\text{C}$ maximum.
3. Digital to analog charge injection energy for this new device is typically 20% less than the standard AD7541 part.
4. Latch-up proof.
5. Improvements in laser wafer trimming provides 1/2LSB max differential nonlinearity for top grade devices over the operating temperature range (vs. 1LSB on older 7541 types).
6. All grades are guaranteed monotonic to 12 bits over the operating temperature range.

ORDERING INFORMATION^{1,2}

Relative Accuracy, LSB T_{\min} to T_{\max}	Gain Error, LSB $T_A = +25^{\circ}\text{C}$	Temperature Range and Package Options ³		
		0 to $+70^{\circ}\text{C}$	-25°C to $+85^{\circ}\text{C}$	-55°C to $+125^{\circ}\text{C}$
± 1 $\pm 1/2$	± 6 ± 1	Plastic DIP (N-18)	Hermetic (Q-18)	Hermetic (Q-18)
		AD7541AJN AD7541AKN	AD7541AAQ AD7541ABQ	AD7541ASQ AD7541ATQ
± 1 $\pm 1/2$	± 6 ± 1	PLCC ⁴ (P-20A)		LCCC ⁵ (E-20A)
		AD7541AJP AD7541AKP		AD7541ASE AD7541ATE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²Analog Devices reserves the right to ship ceramic packages (package outline D-18) in lieu of cerdip packages (package outline Q-18).

³See Section 13 for package outline information.

⁴PLCC: Plastic Leaded Chip Carrier.

⁵LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS ($V_{DD} = +15V$, $V_{REF} = +10V$; OUT 1 = OUT 2 = GND = 0V unless otherwise specified)

Parameter	Version	$T_A = +25^\circ\text{C}$	$T_A = T_{min}, T_{max}^1$	Units	Test Conditions/Comments
ACCURACY					
Resolution	All	12	12	Bits	
Relative Accuracy	J, A, S	± 1	± 1	LSB max	$\pm 1\text{LSB} = \pm 0.024\%$ of Full Scale
Differential Nonlinearity	K, B, T	$\pm 1/2$	$\pm 1/2$	LSB max	$\pm 1/2\text{LSB} = \pm 0.012\%$ of Full Scale
	J, A, S	± 1	± 1	LSB max	All grades guaranteed monotonic
Gain Error	K, B, T	$\pm 1/2$	$\pm 1/2$	LSB max	to 12 bits, T_{min} to T_{max}
	J, A, S	± 6	± 8	LSB max	Measured using internal R_{FB} and includes effect of leakage current and gain T.C. Gain error can be trimmed to zero.
K, B, T	± 3	± 5	LSB max		
Gain Temperature Coefficient ² $\Delta\text{Gain}/\Delta\text{Temperature}$	All	5	5	ppm/ $^\circ\text{C}$ max	Typical value is 2ppm/ $^\circ\text{C}$.
Output Leakage Current					
OUT1 (Pin 1)	J, K	± 5	± 10	nA max	All digital inputs = 0V.
	A, B	± 5	± 10	nA max	
	S, T	± 5	± 200	nA max	All digital inputs = V_{DD} .
OUT2 (Pin 2)	J, K	± 5	± 10	nA max	
	A, B	± 5	± 10	nA max	
	S, T	± 5	± 200	nA max	
REFERENCE INPUT					
Input Resistance (Pin 17 to GND)	All	7–18	7–18	k Ω min/max	Typical input resistance = 11k Ω . Typical input resistance temperature coefficient = -300ppm/ $^\circ\text{C}$.
DIGITAL INPUTS					
V_{IH} (Input HIGH Voltage)	All	2.4	2.4	V min	
V_{IL} (Input LOW Voltage)	All	0.8	0.8	V max	
I_{IN} (Input Current)	All	± 1	± 1	μA max	Logic inputs are MOS gates. I_{IN} typ (25 $^\circ\text{C}$) = 1nA.
C_{IN} (Input Capacitance) ²	All	8	8	pF max	$V_{IN} = 0V$
POWER SUPPLY REJECTION					
$\Delta\text{Gain}/\Delta V_{DD}$	All	± 0.01	± 0.02	%per% max	$\Delta V_{DD} = \pm 5\%$
POWER SUPPLY					
V_{DD} Range	All	+5 to +16	+5 to +16	V min/V max	Accuracy is not guaranteed over this range.
I_{DD}	All	2	2	mA max	All digital inputs V_{IL} or V_{IH} .
		100	500	μA max	All digital inputs 0V or V_{DD} .

AC PERFORMANCE CHARACTERISTICS

These Characteristics are Included for Design Guidance Only and are not Subject to Test.

$V_{DD} = +15V$, $V_{IN} = +10V$ except where stated, OUT 1 = OUT 2 = GND = 0V, Output Amp is AD544 except where stated.

Parameter	Version ¹	$T_A = +25^\circ\text{C}$	$T_A = T_{min}, T_{max}^1$	Units	Test Conditions/Comments
PROPAGATION DELAY (From Digital Input Change to 90% of Final Analog Output)	All	100	–	ns typ	OUT 1 Load = 100 Ω , $C_{EXT} = 13\text{pF}$ Digital Inputs = 0V to V_{DD} or V_{DD} to 0V.
DIGITAL TO ANALOG GLITCH IMPULSE	All	1000	–	nV-sec typ	$V_{REF} = 0V$. All digital inputs 0V to V_{DD} or V_{DD} to 0V. Measured using Model 50K as output amplifier.
MULTIPLYING FEEDTHROUGH ERROR ³ (V_{REF} to OUT1)	All	1.0	–	mV p-p typ	$V_{REF} = \pm 10V$, 10kHz sine wave.
OUTPUT CURRENT SETTLING TIME	All	0.6	–	μs typ	To 0.01% of full scale range. OUT1 load = 100 Ω , $C_{EXT} = 13\text{pF}$. Digital inputs = 0V to V_{DD} or V_{DD} to 0V
OUTPUT CAPACITANCE					
C_{OUT1} (Pin 1)	All	200	200	pF max	Digital Inputs = V_{IH}
C_{OUT2} (Pin 2)	All	70	70	pF max	Digital Inputs = V_{IL}
C_{OUT1} (Pin 1)	All	70	70	pF max	Digital Inputs = V_{IL}
C_{OUT2} (Pin 2)	All	200	200	pF max	Digital Inputs = V_{IL}

NOTES

¹Temperature range as follows: J, K versions: 0 to +70 $^\circ\text{C}$

A, B versions: -25 $^\circ\text{C}$ to +85 $^\circ\text{C}$

S, T versions: -55 $^\circ\text{C}$ to +125 $^\circ\text{C}$.

²Guaranteed by design but not production tested.

³To minimize feedthrough in the ceramic package (Suffix D) the user must ground the metal lid.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to GND	+17V
V _{REF} to GND	±25V
V _{REF} to GND	±25V
Digital Input Voltage to GND	-0.3V, V _{DD} +0.3V
OUT 1, OUT 2 to GND	-0.3V, V _{DD} +0.3V
Power Dissipation (Any Package)		
To +75°C	450mW
Derates above +75°C	6mW/°C

Operating Temperature Range

Commercial (J, K versions)	0 to +70°C
Industrial (A, B versions)	-25°C to +85°C
Extended (S, T versions)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in % of full scale range or (sub)multiples of 1LSB.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the *measured* change and the *ideal* 1LSB change between any two adjacent codes. A specified differential nonlinearity of ±1LSB max over the operating temperature range insures monotonicity.

GAIN ERROR

Gain error is a measure of the output error between an ideal DAC and the actual device output. For the

AD7541A, ideal maximum output is $-\left(\frac{4095}{4096}\right) (V_{REF})$. Gain

error is adjustable to zero using external trims as shown in Figures 4, 5 and 6.

OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC loaded to all 0s or at OUT2 with the DAC loaded to all 1s.

MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from V_{REF} terminal to OUT1 with DAC loaded to all 0s.

OUTPUT CURRENT SETTLING TIME

Time required for the output function of the DAC to settle to within 1/2LSB for a given digital input stimulus, i.e., 0 to Full Scale.

PROPAGATION DELAY


This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reaches 90% of its final value.

DIGITAL-TO-ANALOG CHARGE INJECTION (QDA)


This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV secs and is measured with V_{REF} = GND and a Model 50K as the output op amp, C1 (phase compensation) = 0pF.

PIN CONFIGURATIONS


DIP



LCCC



PLCC



BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 5 and Table III illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference the circuit provides full 4-quadrant multiplication.

With the DAC loaded to 1000 0000 0000, adjust R1 for $V_{OUT} = 0V$ (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for $V_{OUT} = 0V$). Full scale trimming can be accomplished by adjusting the amplitude of V_{REF} or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low V_{OS} and low I_B . R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or 2R3 causes Full Scale error. C1 phase compensation (10pF to 50pF) may be required for stability, depending on amplifier used.




Figure 5. Bipolar Operation (4-Quadrant Multiplication)

Binary Number in DAC			Analog Output, V_{OUT}
MSB	LSB		
1 1 1 1	1 1 1 1	1 1 1 1	$+V_{IN} \left(\frac{2047}{2048} \right)$
1 0 0 0	0 0 0 0	0 0 0 1	$+V_{IN} \left(\frac{1}{2048} \right)$
1 0 0 0	0 0 0 0	0 0 0 0	0V
0 1 1 1	1 1 1 1	1 1 1 1	$-V_{IN} \left(\frac{1}{2048} \right)$
0 0 0 0	0 0 0 0	0 0 0 0	$-V_{IN} \left(\frac{2048}{2048} \right)$

Table III. Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12-bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error.




Figure 6. 12-Bit Plus Sign Magnitude Operation

Sign Bit	Binary Number in DAC			Analog Output, V_{OUT}
	MSB	LSB		
0	1 1 1 1	1 1 1 1	1 1 1 1	$+V_{IN} \cdot \left(\frac{4095}{4096} \right)$
0	0 0 0 0	0 0 0 0	0 0 0 0	0 Volts
1	0 0 0 0	0 0 0 0	0 0 0 0	0 Volts
1	1 1 1 1	1 1 1 1	1 1 1 1	$-V_{IN} \cdot \left(\frac{4095}{4096} \right)$

Note: Sign bit of "0" connects R3 to GND.

Table IV. 12-Plus Sign Magnitude Code Table for Circuit of Figure 6

APPLICATIONS HINTS

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is 0.67 V_{OS} where V_{OS} is the amplifier input offset voltage. To maintain monotonic operation it is recommended that V_{OS} be no greater than $(25 \times 10^{-6}) (V_{REF})$ over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (50 μV) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

Digital Glitches: One cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and OUT2 terminals. This should be minimized by screening the analog pins of the AD7541A (pins 1, 2, 17, 18) from the digital pins by a ground track run between pins 2 and 3 and between pins 16 and 17 of the AD7541A. Note how the analog pins are at one end of the package and separated from the digital pins by V_{DD} and GND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7541A, particularly in circuits with high currents and fast rise and fall times.

Temperature Coefficients: The gain temperature coefficient of the AD7541A has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630-10-6/81.

SINGLE SUPPLY OPERATION

Figure 7 shows the AD7541A connected in a voltage switching mode. OUT1 is connected to the reference voltage and OUT2 is connected to GND. The D/A converter output voltage is available at the V_{REF} pin (pin 17) and has a constant output impedance equal to R_{LDR}. The feedback resistor R_{FB} is not used in this circuit.




Figure 7. Single Supply Operation Using Voltage Switching Mode

The reference voltage must always be positive. If OUT1 goes more than 0.3V less than GND an internal diode will be turned on and a heavy current may flow causing device damage (the AD7541A is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices). Suitable references include the AD580 and AD584.

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltage at OUT1 should remain within 2.5V of GND, for a V_{DD} of 15V. If V_{DD} is reduced from 15V or the reference voltage at OUT1 increased to more than 2.5V the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded.

SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

CMOS DAC Application Guide, Publication Number G872-30-10/84 available from Analog Devices.

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DAC Application Note, Publication Number E630-10-6/81 available from Analog Devices.


Analog-Digital Conversion Notes - available from Analog Devices.

AD7542

FEATURES

- Resolution: 12 Bits
- Nonlinearity: $\pm 1/2\text{LSB } T_{\min} \text{ to } T_{\max}$
- Low Gain Drift: 2ppm/°C typ, 5ppm/°C max
- Microprocessor Compatible
- Full 4-Quadrant Multiplication
- Fast Interface Timing
- Low Power Dissipation: 40mW max
- Low Cost
- Small Size: 16-pin DIP and 20-Terminal Surface Mount Package
- Latch Free (Protection Schottky Not Required)

AD7542 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7542 is a precision 12-bit CMOS multiplying DAC designed for direct interface to 4- or 8-bit microprocessors.

The functional diagram shows the AD7542 to consist of three 4-bit data registers, a 12-bit DAC register, address decoding logic and a 12-bit CMOS multiplying DAC. Data is loaded into the data registers in three 4-bit bytes, and subsequently transferred to the 12-bit DAC register. All data loading or data transfer operations are identical to the WRITE cycle of a static RAM. A clear input allows the DAC register to be easily reset to all zeros when powering up the device.

The AD7542 is manufactured using an advanced thin-film on monolithic CMOS fabrication process. Multiplying capability, low power dissipation, +5V operation, small size (16-pin DIP and 20-terminal surface mount packages) and easy μP interface make the AD7542 ideal for many instrumentation, industrial control and avionics applications.

ORDERING INFORMATION¹

Relative Accuracy (T _{min} to T _{max})	Gain Error +25°C	Temperature Range and Package Options ^{2,3}		
		Commercial (Plastic) 0 to +70°C	Industrial (Ceramic) -25°C to +85°C	Extended (Ceramic) -55°C to +125°C
±1LSB	±3LSB	AD7542JN	AD7542AD	AD7542SD
±1LSB	±3LSB	AD7542JP		AD7542SE
±1/2LSB	±3LSB	AD7542KN	AD7542BD	AD7542TD
±1/2LSB	±3LSB	AD7542KP		AD7542TE
±1/2LSB	±1LSB	AD7542GKN	AD7542GBD	AD7542GTD
±1/2LSB	±1LSB	AD7542GKP		AD7542GTE

AD7542 Control Inputs					AD7542 Operation	
A ₁	A ₀	$\overline{\text{CS}}$	$\overline{\text{WR}}$	$\overline{\text{CLR}}$		
X	X	X	X	0	Resets DAC 12-Bit Register to Code 0000 0000 0000	
X	X	1	X	1	No Operation Device Not Selected	
0	0	0		1	Load LOW Byte ⁵ Data Register On Edge As Shown	Load Applicable Data Register With Data At D ₀ - D ₃
0	1	0		1	Load MIDDLE Byte ⁵ Data Register On Edge As Shown	
1	0	0		1	Load HIGH Byte ⁵ Data Register On Edge As Shown	
1	1	0		1	Load 12-Bit DAC Register With Data In LOW Byte, MIDDLE Byte & HIGH Byte Data Registers ⁶	

NOTES:

- ¹ 1 indicates logic HIGH
- ² 0 indicates logic LOW
- ³ X indicates don't care
- ⁴ indicates LOW to HIGH transition
- ⁵ MSB → XXXX XXXX XXXX ← LSB
 high middle low
 byte byte byte
- ⁶ These control signals are level triggered.

AD7542 Truth Table

NOTES

- ¹To order MIL-STD-883 Class B processed parts, add/883B to part number.
- ²Package Designation: Plastic DIP (N-16); Plastic Leaded Chip Carrier (PLCC) (P-20A); Ceramic DIP (D-16); Leadless Ceramic Chip Carrier (LCCC) (E-20A).
- ³See Section 13 for package outline information.

SPECIFICATIONS ($V_{DD} = +5V, V_{REF} = +10V, V_{OUT1} = V_{OUT2} = 0V$ unless otherwise noted)

Parameter	Limit At $T_A = +25^\circ C$	Limit At ¹ $T_A = 0, +70^\circ C,$ $-25^\circ C \& +85^\circ C$	Limit At ¹ $T_A = -55^\circ C$ & $+125^\circ C$	Units	Conditions/Comments
ACCURACY					
Resolution	12	12	12	Bits	
Relative Accuracy ²					
J, A, S Versions	±1	±1	±1	LSB max	
K, B, T Versions	±1/2	±1/2	±1/2	LSB max	
GK, GB, GT Versions	±1/2	±1/2	±1/2	LSB max	
Differential Nonlinearity ²					
J, A, S Versions	±1	±1	±1	LSB max	All grades are guaranteed monotonic T_{min} to T_{max}
K, B, T Versions	±1	±1	±1	LSB max	
GK, GB, GT Versions	±1	±1	±1	LSB max	
Gain Error ²					
J, K, A, B, S, T	±3	±4	±4	LSB max	Using internal RFB only (gain error can be trimmed to zero using circuits of Figures 2 & 3)
GK, GB, GT	±1	±1	±2	LSB max	
Gain Temperature Coefficient					
Δ Gain/ Δ Temperature	5	5	5	ppm/ $^\circ C$ max	Typical value is 2ppm/ $^\circ C$
Power Supply Rejection					
Δ Gain/ Δ V _{DD}	0.005	0.01	0.01	% per % max	V _{DD} = +4.75V to +5.25V
Output Leakage Current					
I _{OUT1} (Pin 4)	10	10	200	nA max	DAC Register loaded with all 0s
I _{OUT2} (Pin 5)	10	10	200	nA max	DAC Register loaded with all 1s
DYNAMIC PERFORMANCE					
Current Settling Time ³	2.0	2.0	2.0	μs max	To 1/2LSB, OUT1 load = 100 Ω . DAC output measured from falling edge of WR.
Multiplying Feedthrough Error ³	2.5	2.5	2.5	mV p-p max	V _{REF} = ±10V, 10kHz sine wave
REFERENCE INPUT					
Input Resistance (pin 15)	8/15/25	8/15/25	8/15/25	k Ω min/typ/max	
ANALOG OUTPUTS					
Output Capacitance					
C _{OUT1} ³	75	75	75	pF max	DAC register loaded to 0000 0000 0000
C _{OUT1} ³	260	260	260	pF max	DAC register loaded to 1111 1111 1111
C _{OUT2} ³	75	75	75	pF max	DAC register loaded to 1111 1111 1111
C _{OUT2} ³	260	260	260	pf max	DAC register loaded to 0000 0000 0000
LOGIC INPUTS					
V _{INH} (Logic HIGH Voltage)	+2.4	+2.4	+2.4	V min	V _{IN} = 0V or V _{DD}
V _{INL} (Logic LOW Voltage)	+0.8	+0.8	+0.8	V max	
I _{IN} ⁴	1	1	1	μA max	
C _{IN} (Input Capacitance) ³	8	8	8	pF max	
Input Coding	12-Bit Unipolar Binary or 12-Bit offset Binary (See Figures 2 and 3). Data is loaded into data registers in 4-bit bytes.				
SWITCHING CHARACTERISTICS⁵ (See Figure 1)					
t _{WR}	80	120	160	ns min	t _{WR} : WRITE pulse width
t _{AWH}	0	10	10	ns min	t _{AWH} : Address-to-WRITE hold time
t _{CWH}	0	10	10	ns min	t _{CWH} : Chip select-to-WRITE hold time
t _{CLR}	200	200	250	ns min	t _{CLR} : Minimum CLEAR pulse width
t _{CWS}	10	20	20	ns min	t _{CWS} : Chip select-to-WRITE setup time
t _{AWS}	40	40	40	ns min	t _{AWS} : Address valid-to-WRITE setup time
t _{DS}	60	100	100	ns min	t _{DS} : Data setup time
t _{DH}	10	10	10	ns min	t _{DH} : Data hold time
POWER SUPPLY					
V _{DD} (Supply Voltage)	+5	+5	+5	V	±5% for specified performance
I _{DD} (Supply Current)	2.5	2.5	2.5	mA max	Digital Inputs = V _{INH} or V _{INL}

NOTES

¹ Temperature Ranges as follows: J, K, GK versions: 0 to +70 $^\circ C$
 A, B, GB versions: -25 $^\circ C$ to +85 $^\circ C$
 S, T, GT versions: -55 $^\circ C$ to +125 $^\circ C$

² See definitions on next page.

³ Guaranteed but not tested.

⁴ Logic inputs are MOS gates. Typical input current (+25 $^\circ C$) is less than 1nA.

⁵ Sample tested at +25 $^\circ C$ to ensure compliance.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to AGND	0V, +7V
V _{DD} to DGND	0V, +7V
AGND to DGND	V _{DD} + 0.3V
DGND to AGND	V _{DD} + 0.3V
Digital Input Voltage to GND	-0.3V, V _{DD} + 0.3V
V _{OUT1} , V _{OUT2} to AGND	-0.3V, V _{DD} + 0.3V
V _{REF} to AGND	±25V
V _{RFB} to AGND	±25V
Power Dissipation (Package)	
Plastic	
To +70°C	670mW
Derates above +70°C by	8.3mW/°C


Ceramic	
To +75°C	450mW
Derates above +75°C by	6mW/°C
Operating Temperature Range	
Commercial (J, K, GK Versions)	0 to +70°C
Industrial (A, B, GB Versions)	-25°C to +85°C
Extended (S, T, GT Versions)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

2

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION


ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$

Figure 1. AD7542 Timing Diagram

PIN CONFIGURATIONS



Applying the AD7542

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 2 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table II.

R1 provides full scale trim capability [i.e.—load the DAC register to 1111 1111 1111, adjust R1 for $V_{OUT} = -V_{REF}$ (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10 to 25pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).

Amplifier A1 should be selected or trimmed to provide $V_{OS} \leq 10\%$ of the voltage resolution at V_{OUT} . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at V_{OUT} equal to I_B times the DAC feedback resistance, nominally 15kΩ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed V_{OS} .




Figure 2. Unipolar Binary Operation (2-Quadrant Multiplication)

BINARY NUMBER IN DAC REGISTER		ANALOG OUTPUT, V_{OUT}
MSB	LSB	
1111	1111 1111	$-V_{REF} \left(\frac{4095}{4096} \right)$
1000	0000 0000	$-V_{REF} \left(\frac{2048}{4096} \right) = -1/2 V_{REF}$
0000	0000 0001	$-V_{REF} \left(\frac{1}{4096} \right)$
0000	0000 0000	0V

Table II. Unipolar Binary Code Table for Circuit of Figure 2

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 3 and Table III illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the circuit provides full 4-quadrant multiplication.

With the DAC register loaded to 1000 0000 0000, adjust R1 for $V_{OUT} = 0V$ (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for $V_{OUT} = 0V$). Full scale trimming can be accomplished by adjusting the amplitude of V_{REF} or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low V_{OS} and low I_B . R3, R4 and R5 must be selected for matching and tracking. Mismatch of R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or R3 causes Full Scale error. C1 phase compensation (10pF to 25pF) may be required for stability.




Figure 3. Bipolar Operation (4-Quadrant Multiplication)

BINARY NUMBER IN DAC REGISTER		ANALOG OUTPUT, V_{OUT}
MSB	LSB	
1111	1111 1111	$+V_{REF} \left(\frac{2047}{2048} \right)$
1000	0000 0001	$+V_{REF} \left(\frac{1}{2048} \right)$
1000	0000 0000	0V
0111	1111 1111	$-V_{REF} \left(\frac{1}{2048} \right)$
0000	0000 0000	$-V_{REF} \left(\frac{2048}{2048} \right)$

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 3

SPECIFICATIONS

($V_{DD} = +5V$, $V_{REF} = +10V$, $V_{OUT1} = V_{OUT2} = 0V$, unless otherwise noted)

Parameter	Limit At $T_A = +25^\circ C$	Limit At ¹ $T_A = 0, +70^\circ C,$ $-25^\circ C \& +85^\circ C$	Limit At ¹ $T_A = -55^\circ C$ & $\pm 125^\circ C$	Units	Conditions/Comments	
ACCURACY						
Resolution	12	12	12	Bits		
Relative Accuracy ²						
J, A, S Versions	± 1	± 1	± 1	LSB max		
K, B, T Versions	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max		
GK, GB, GT Versions	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max		
Differential Nonlinearity ²						
J, A, S Versions	± 2	± 2	± 2	LSB max	Monotonic to 11 bits from T_{min} to T_{max}	
K, B, T Versions	± 1	± 1	± 1	LSB max	Monotonic to 12 bits from T_{min} to T_{max}	
GK, GB, GT Versions	± 1	± 1	± 1	LSB max	Monotonic to 12 bits from T_{min} to T_{max}	
Gain Error ²						
J, K, A, B, S, T	± 12.3	± 13.5	± 14.5	LSB max	Using internal RFB only	
GK, GB, GT	± 1	± 1	± 2	LSB max		
Gain Temperature Coefficient						
Δ Gain/ Δ Temperature	5	5	5	ppm/ $^\circ C$ max	Typical value is 2ppm/ $^\circ C$	
Power Supply Rejection						
Δ Gain/ ΔV_{DD}	0.005	0.01	0.01	% per % max	$V_{DD} = +4.75V$ to $+5.25V$	
Output Leakage Current						
I_{OUT1} (Pin 4)	1	10	200	nA max	DAC Register loaded with all 0s	
I_{OUT2} (Pin 5)	1	10	200	nA max	DAC Register loaded with all 1s	
DYNAMIC PERFORMANCE						
Current Settling Time ³	2.0	2.0	2.0	μs max	To 1/2LSB. I_{OUT1} load = 100 Ω . DAC output measured from falling edge of LD1 and LD2, see Figure 1.	
Multiplying Feedthrough Error ³	2.5	2.5	2.5	mV p-p max	$V_{REF} = \pm 10V$, 10kHz sine wave	
REFERENCE INPUT						
Input Resistance (pin 15)	8/15/25	8/15/25	8/15/25	k Ω min/typ/max	Typical temperature coefficient is $-300ppm/^\circ C$	
ANALOG OUTPUTS						
Output Capacitance						
C_{OUT1}^3	75	75	75	pF max	Register B loaded to 0000 0000 0000	
C_{OUT1}^3	260	260	260	pF max	Register B loaded to 1111 1111 1111	
C_{OUT2}^3	75	75	75	pF max	Register B loaded to 1111 1111 1111	
C_{OUT2}^3	260	260	260	pf max	Register B loaded to 0000 0000 0000	
LOGIC INPUTS						
V_{INH} (Logic HIGH Voltage)	+3.0	+3.0	+3.0	V min		
V_{INL} (Logic LOW Voltage)	+0.8	+0.8	+0.8	V max		
I_{IN}^4	1	1	1	μA max	$V_{IN} = 0V$ or V_{DD}	
C_{IN} (Input Capacitance) ³	8	8	8	pF max		
Input Coding	12-Bit Unipolar Binary or 12-Bit Offset Binary, serial load (MSB First)					
SWITCHING CHARACTERISTICS⁵						
t_{DS1}	50	100	100	ns min	(Serial Input to Strobe Setup Time)	STB1 used as a strobe
t_{DS4}	0	0	0	ns min		STB4 used as a strobe
t_{DS3}	0	0	0	ns min		STB3 used as a strobe
t_{DS2}	20	40	40	ns min		STB2 used as a strobe
t_{DH1}	30	60	60	ns min	(Serial Input to Strobe Hold Time)	STB1 used as a strobe
t_{DH4}	80	160	160	ns min		STB4 used as a strobe
t_{DH3}	80	160	160	ns min		STB3 used as a strobe
t_{DH2}	60	120	120	ns min		STB2 used as a strobe
t_{SR1}	80	160	160	ns min	SRI data pulse width	
t_{STB1}	80	160	160	ns min	STB1 pulse width	
t_{STB4}	100	200	200	ns min	STB4 pulse width	
t_{STB3}	100	200	200	ns min	STB3 pulse width	
t_{STB2}	80	160	160	ns min	STB2 pulse width	
t_{LD1}, t_{LD2}	150	300	300	ns min	Load pulse width	
t_{ASB}	0	0	0	ns min	Min time between strobing LSB into Register A and loading Register B	
t_{CLR}	200	400	400	ns min	CLR pulse width	
POWER SUPPLY						
V_{DD} (Supply Voltage)	+5	+5	+5	V		
I_{DD} (Supply Current)	2.5	2.5	2.5	mA max	Digital Inputs = V_{INH} or V_{INL}	

NOTES

¹ Temperature ranges as follows: J, K, GK versions; 0 to $+70^\circ C$
A, B, GB versions; $-25^\circ C$ to $+85^\circ C$
S, T, GT versions; $-55^\circ C$ to $+125^\circ C$

² See Terminology on following page.

³ Guaranteed but not tested.

⁴ Logic inputs are MOS gates. Typical input current ($+25^\circ C$) is less than 1nA.

⁵ Sample tested at $+25^\circ C$ to ensure compliance.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to AGND	0V, +7V
V_{DD} to DGND	0V, +7V
AGND to DGND	$V_{DD} + 0.3\text{V}$
DGND to AGND	$V_{DD} + 0.3\text{V}$
Digital Input Voltage to DGND	-0.3V , $V_{DD} + 0.3\text{V}$
V_{OUT1} , V_{OUT2} to AGND	-0.3V , V_{DD} to $+0.3\text{V}$
V_{REF} to AGND	$\pm 25\text{V}$
V_{RFB} to AGND	$\pm 25\text{V}$
Power Dissipation (Package)	
Plastic	
To $+70^\circ\text{C}$	670mW
Derates above $+70^\circ\text{C}$ by	8.3mW/ $^\circ\text{C}$

Ceramic	
To $+75^\circ\text{C}$	450mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$
Operating Temperature Range	
Commercial (J, K, GK Versions)	0 to $+70^\circ\text{C}$
Industrial (A, B, GB Versions)	-25°C to $+85^\circ\text{C}$
Extended (S, T, GT Versions)	-55°C to $+125^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10secs)	$+300^\circ\text{C}$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in % or ppm of full-scale range or (sub) multiples of 1LSB.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB max over the operating temperature range ensures monotonicity.

GAIN ERROR

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An ideal AD7543 would exhibit a gain of $-4095/4096$. Gain error is adjustable using external trims.

OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with Register B loaded to all 0's or at OUT 2 with Register B loaded to all 1's.

MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from V_{REF} terminal to OUT1 with DAC register loaded to all 0's.

PIN	MNEMONIC	FUNCTION
1	OUT1	DAC current output bus. Normally terminated at op amp virtual ground
2	OUT2	DAC current output bus. Normally terminated at AGND
3	AGND	Analog Ground
4	STB1	Register A Strobe 1 input, see Table II
5	LD1	DAC Register B Load 1 input. When LD1 and LD2 go low the contents of Register A are loaded into DAC Register B
6	N/C	No Connection
7	SRI	Serial Data Input to Register A
8	STB2	Register A Strobe 2 input, see Table II
9	LD2	DAC Register B Load 2 input. When LD1 and LD2 go low the contents of Register A are loaded into DAC Register B
10	STB3	Register A Strobe 3 input, see Table II
11	STB4	Register A Strobe 4 input, see Table II
12	DGND	Digital Ground
13	CLR	Register B CLEAR input (active LOW), can be used to asynchronously reset Register B to 0000 0000 0000
14	V_{DD}	+5V Supply Input
15	V_{REF}	Reference input. Can be positive or negative dc voltage or ac signal
16	R_{FB}	DAC Feedback Resistor


Table 1. Pin Function Description, DIP Configuration

INTERFACE LOGIC INFORMATION

Shown in the AD7543 Functional Diagram Register A is a 12-bit shift register. Serial data appearing at pin SRI is clocked into the shift register on the leading (rising) edge of STB1, STB2 or STB4 or on the leading (falling) edge of STB3. Table II defines the various logic states required on the Register A control inputs, while Figure 1 illustrates the Register A loading sequence.

Register B can be asynchronously reset to 0000 0000 0000 by bringing CLR momentarily LOW. This allows the DAC output voltage to be set to a known condition, thus simplifying system initialization procedure. When operating the AD7543 in the unipolar circuit, a CLEAR causes the DAC output voltage to equal 0V. When using the bipolar circuit, a CLEAR causes the DAC output to equal $-V_{REF}$.

Once Register A is full, the data is transferred to Register B by bringing LD1 and LD2 momentarily LOW.



NOTE:
STROBE WAVEFORM IS INVERTED IF STB3 IS USED TO STROBE SERIAL DATA BITS INTO REGISTER A.

Figure 1. Timing Diagram

AD7543 Logic Inputs				AD7543 Operation			Notes	
Register A Control Inputs				Register B Control Inputs				
STB4	STB3	STB2	STB1	CLR	LD2	LD1		
0	1	0	\uparrow	X	X	X	Data Appearing At SRI Strobed Into Register A	2,3
0	1	\uparrow	0	X	X	X	Data Appearing At SRI Strobed Into Register A	2,3
0	\downarrow	0	0	X	X	X	Data Appearing At SRI Strobed Into Register A	2,3
\uparrow	1	0	0	X	X	X	Data Appearing At SRI Strobed Into Register A	2,3
1	X	X	X				No Operation (Register A)	3
X	0	X	X					
X	X	1	X					
X	X	X	1					
X	X	X	1					
				0	X	X	Clear Register B To Code 0000 0000 0000 (Asynchronous Operation)	1,3
				1	1	X	No Operation (Register B)	3
				1	X	1		
				1	0	0	Load Register B With The Contents Of Register A	3


NOTES:
1. CLR = 0 Asynchronously resets Register B to 0000 0000 0000, but has no effect on Register A.
2. Serial data is loaded into Register A MSB first, on edges shown \uparrow is positive edge \downarrow is negative edge.
3. 0 = Logic LOW, 1 = Logic HIGH, X = Don't Care.

Table II. AD7543 Truth Table

FEATURES

- 12-Bit Resolution
- Low Gain T.C.: 2ppm/°C typ
- Fast TTL Compatible Data Latches
- Single +5V to +15V Supply
- Small 20-Pin 0.3" DIP and 20-Terminal Surface Mount Packages
- Latch Free (Schottky Protection Diode Not Required)
- Low Cost
- Ideal for Battery Operated Equipment

AD7545 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The AD7545 is a monolithic 12-bit CMOS multiplying DAC with on-board data latches. It is loaded by a single 12-bit word and interfaces directly to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the \overline{CS} and \overline{WR} inputs; tying these control inputs low makes the input latches transparent allowing direct unbuffered operation of the DAC.

The AD7545 is particularly suitable for single supply operation and applications with wide temperature variations.


The AD7545 can be used with any supply voltage from +5V to +15V. With CMOS logic levels at the inputs the device dissipates less than 0.5mW for $V_{DD} = +5V$.

ORDERING INFORMATION^{1,2}

Relative Accuracy, LSB	Maximum Gain Error, LSB $T_A = +25^\circ\text{C}$ $V_{DD} = +5V$	Temperature Range and Package Options ³		
		0 to +70°C	-25°C to +85°C	-55°C to +125°C
		Plastic DIP (N-20)	Hermetic (Q-20)	Hermetic (Q-20)
±2	±20	AD7545JN	AD7545AQ	AD7545SQ
±1	±10	AD7545KN	AD7545BQ	AD7545TQ
±1/2	±5	AD7545LN	AD7545CQ	AD7545UQ
±1/2	±1	AD7545GLN	AD7545GCQ	AD7545GUQ
		PLCC ⁴ (P-20A)		LCCC ⁵ (E-20A)
±2	±20	AD7545JP		AD7545SE
±1	±10	AD7545KP		AD7545TE
±1/2	±5	AD7545LP		AD7545UE
±1/2	±1	AD7545GLP		AD7545GUE

- NOTES
¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
²Analog Devices reserves the right to ship ceramic packages (D-20) in lieu of cerdip packages (Q-20).
³See Section 13 for package outline information.
⁴PLCC: Plastic Leaded Chip Carrier.
⁵LCCC: Leadless Ceramic Chip Carrier.

PIN CONFIGURATIONS



SPECIFICATIONS (V_{REF} = +10V, V_{OUT1} = 0V, AGND = DGND unless otherwise specified)

Parameter	Version	V _{DD} = +5V Limits		V _{DD} = +15V Limits		Units	Test Conditions/Comments
		T _A = +25°C	T _{min} , T _{max} ¹	T _A = +25°C	T _{min} , T _{max} ¹		
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	
Relative Accuracy	J, A, S	±2	±2	±2	±2	LSB max	
	K, B, T	±1	±1	±1	±1	LSB max	
	L, C, U	±1/2	±1/2	±1/2	±1/2	LSB max	
	GL, GC, GU	±1/2	±1/2	±1/2	±1/2	LSB max	
	J, A, S	±4	±4	±4	±4	LSB max	10-Bit Monotonic T _{min} to T _{max}
Differential Nonlinearity	K, B, T	±1	±1	±1	±1	LSB max	12-Bit Monotonic T _{min} to T _{max}
	L, C, U	±1	±1	±1	±1	LSB max	12-Bit Monotonic T _{min} to T _{max}
	GL, GC, GU	±1	±1	±1	±1	LSB max	12-Bit Monotonic T _{min} to T _{max}
	J, A, S	±20	±20	±25	±25	LSB max	DAC Register Loaded with 1111 1111 1111
	K, B, T	±10	±10	±15	±15	LSB max	Gain Error is Adjustable Using the Circuits of Figures 4, 5 and 6
Gain Error (Using Internal RFB) ²	L, C, U	±5	±6	±10	±10	LSB max	
	GL, GC, GU	±1	±2	±6	±7	LSB max	
	J, A, S	±5	±5	±10	±10	ppm/°C max	Typical Value is 2ppm/°C for V _{DD} = +5V
Gain Temperature Coefficient ³ ΔGain/ΔTemperature	All	±5	±5	±10	±10		
DC Supply Rejection ³ ΔGain/ΔV _{DD}	All	0.015	0.03	0.01	0.02	% per % max	ΔV _{DD} = ±5%
Output Leakage Current at OUT1	J, K, L, GL	10	50	10	50	nA max	DB0-DB11 = 0V; WR, CS = 0V
	A, B, C, GC	10	50	10	50	nA max	
	S, T, U, GU	10	200	10	200	nA max	
	S, T, U, GU	10	200	10	200	nA max	
DYNAMIC PERFORMANCE							
Current Settling Time ³	All	2	2	2	2	μs max	To 1/2LSB. OUT 1 load = 100Ω. DAC output measured from falling edge of WR. CS = 0V.
Propagation Delay ³ (from Digital Input Change to 90% of final Analog Output)	All	300	—	250	—	ns max	OUT1 LOAD = 100Ω C _{EXT} = 13pF ⁴
	All	400	—	250	—	nV sec typ	V _{REF} = AGND
Digital to Analog Glitch Impulse AC Feedthrough ⁶ A1OUT1	All	5	5	5	5	mV p-p typ	V _{REF} = ±10V, 10kHz Sinewave
REFERENCE INPUT							
Input Resistance (Pin 19 to GND)	All	7	7	7	7	kΩ min	Input Resistance TC = -300ppm/°C typ
	All	25	25	25	25	kΩ max	Typical Input Resistance = 11kΩ
ANALOG OUTPUTS							
Output Capacitance ³ C _{OUT1}	All	70	70	70	70	pF max	DB0-DB11 = 0V, WR, CS = 0V
C _{OUT1}	All	200	200	200	200	pF max	DB0-DB11 = V _{DD} , WR, CS = 0V
DIGITAL INPUTS							
Input High Voltage V _{IH}	All	2.4	2.4	13.5	13.5	V min	
Input Low Voltage V _{IL}	All	0.8	0.8	1.5	1.5	V max	
Input Current ⁶ I _{IN}	All	±1	±10	±1	±10	μA max	V _{IN} = 0 or V _{DD}
Input Capacitance ³ DB0-DB11	All	5	5	5	5	pF max	V _{IN} = 0
WR, CS	All	20	20	20	20	pF max	V _{IN} = 0
SWITCHING CHARACTERISTICS⁷							
Chip Select to Write Setup Time t _{CS}	All	280	380	180	200	ns min	See Timing Diagram on next page
	All	200	270	120	150	ns typ	
Chip Select to Write Hold Time t _{CH}	All	0	0	0	0	ns min	
Write Pulse Width t _{WR}	All	250	400	160	240	ns min	t _{CS} ≥ t _{WR} , t _{CH} ≥ 0
	All	175	280	100	170	ns typ	
Data Setup Time t _{DS}	All	140	210	90	120	ns min	
	All	100	150	60	80	ns typ	
Data Hold Time t _{DH}	All	10	10	10	10	ns min	
POWER SUPPLY							
I _{DD}	All	2	2	2	2	mA max	All Digital Inputs V _{IL} or V _{IH} All Digital Inputs 0V or V _{DD} All Digital Inputs 0V or V _{DD}
	All	100	500	100	500	μA max	
	All	10	10	10	10	μA typ	

NOTES

¹ Temperature Ranges as follows: J, K, L, GL versions: 0 to +70°C
A, B, C, GC versions: -25°C to +85°C
S, T, U, GU versions: -55°C to +125°C

⁴ DB0-DB11 = 0V to V_{DD} or V_{DD} to 0V.

⁵ Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

⁶ Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA.


⁷ Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

² This includes the effect of 5ppm max gain TC.

³ Guaranteed but not tested.

WRITE CYCLE TIMING DIAGRAM



MODE SELECTION

WRITE MODE:

\overline{CS} and \overline{WR} low, DAC responds to data bus (DB0-DB11) inputs.

HOLD MODE:

Either \overline{CS} or \overline{WR} high, data bus (DB0-DB11) is locked out; DAC holds last data present when \overline{WR} or \overline{CS} assumed high state.

NOTES:

$V_{DD} = +5V$; $t_r = t_f = 20ns$
 $V_{DD} = +15V$; $t_r = t_f = 40ns$
 All input signal rise and fall times measured from 10% to 90% of V_{DD} .
 Timing measurement reference level is $V_{IH} + V_{IL}/2$.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise noted)

V_{DD} to DGND	-0.3V, +17V
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{RFB} , V_{REF} to DGND	$\pm 25V$
V_{PIN1} to DGND	-0.3V, $V_{DD} + 0.3V$
AGND to DGND	-0.3V, $V_{DD} + 0.3V$

NOTES

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



APPLICATION HINTS

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn causes a code dependent amplifier noise gain. The effect is a code dependent differential nonlinearity term at the amplifier output which depends on V_{OS} where V_{OS} is the amplifier input offset voltage. To maintain monotonic operation it is recommended that V_{OS} be no greater than $(25 \times 10^{-6}) (V_{REF})$ over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (50 μV) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545 AGND and DGND pins (1N914 or equivalent).

Digital Glitches: When \overline{WR} and \overline{CS} are both low the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which \overline{WR} is low and as a

Power Dissipation (Any Package) to $+75^\circ C$	450mW
Derates above $75^\circ C$ by	6mW/ $^\circ C$
Operating Temperature		
Commercial (J, K, L, GL) Grades	0 to $+70^\circ C$
Industrial (A, B, C, GC) Grades	$-25^\circ C$ to $+85^\circ C$
Extended (S, T, U, GU) Grades	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10secs)	$+300^\circ C$

result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse \overline{WR} so that it only occurs when data is valid.

Another cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545 (Pins 1, 2, 19, 20) from the digital pins by a ground track run between pins 2 and 3 and between pins 18 and 19 of the AD7545. Note how the analog pins are at one end of the package and separated from the digital pins by V_{DD} and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7545, particularly in circuits with high currents and fast rise and fall times. This type of crosstalk is minimized by using $V_{DD} = +5$ volts. However, great care should be taken to ensure that the +5V used to power the AD7545 is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545 has a maximum value of 5ppm/ $^\circ C$ and a typical value of 2ppm/ $^\circ C$. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a $100^\circ C$ temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630-10-6/81.

BASIC APPLICATIONS

Figures 1 and 2 show simple unipolar and bipolar circuits using the AD7545. Resistor R1 is used to trim for full scale. The "G" versions (AD7545GLN, AD7545GCQ, AD7545GUD) have a guaranteed maximum gain error of $\pm 1\text{LSB}$ at $+25^\circ\text{C}$ ($V_{\text{DD}} = +5\text{V}$) and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. Note that all the circuits of Figures 1 and 2 have constant input impedance at the V_{REF} terminal.

The circuit of Figure 1 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to $-V_{\text{IN}}$ (note the inversion introduced by the op amp) or V_{IN} can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). V_{IN} can be any voltage in the range $-20 \leq V_{\text{IN}} \leq +20$ volts (provided the op amp can handle such voltages) since V_{REF} is permitted to exceed V_{DD} . Table II shows the code relationship for the circuit of Figure 1.




Figure 1. Unipolar Binary Operation

TRIM RESISTOR	J/A/S	K/B/T	L/C/U	GL/GC/GU
R1	500 Ω	200 Ω	100 Ω	20 Ω
R2	150 Ω	68 Ω	33 Ω	6.8 Ω

Table 1. Recommended Trim Resistor Values vs. Grades for $V_{\text{DD}} = +5\text{V}$

Binary Number in DAC Register	Analog Output
1111 1111 1111	$-V_{\text{IN}} \left\{ \frac{4095}{4096} \right\}$
1000 0000 0000	$-V_{\text{IN}} \left\{ \frac{2048}{4096} \right\} = -1/2 V_{\text{IN}}$
0000 0000 0001	$-V_{\text{IN}} \left\{ \frac{1}{4096} \right\}$
0000 0000 0000	0 Volts

Table II. Unipolar Binary Code Table for Circuit of Figure 1

Figure 2 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code and inverter U_1 on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive -OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within 0.01% and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.




Figure 2. Bipolar Operation (2's Complement Code)

Data Input	Analog Output
0111 1111 1111	$+V_{\text{IN}} \cdot \left\{ \frac{2047}{2048} \right\}$
0000 0000 0001	$+V_{\text{IN}} \cdot \left\{ \frac{1}{2048} \right\}$
0000 0000 0000	0 Volts
1111 1111 1111	$-V_{\text{IN}} \cdot \left\{ \frac{1}{2048} \right\}$
1000 0000 0000	$-V_{\text{IN}} \cdot \left\{ \frac{2048}{2048} \right\}$

Table III. 2's Complement Code Table for Circuit of Figure 2

AD7545A


FEATURES

- Improved Version of AD7545
- Fast Interface Timing
- All Grades 12-Bit Accurate
- Small 20-Pin 0.3" DIP and 20-Terminal Surface Mount Package
- Low Cost

GENERAL DESCRIPTION

The AD7545A, a 12-bit CMOS multiplying DAC with internal data latches, is an improved version of the industry standard AD7545. This new design features a \overline{WR} pulse width of 100ns which allows interfacing to a much wider range of fast 8-bit and 16-bit microprocessors. It is loaded by a single 12-bit wide word under the control of the \overline{CS} and \overline{WR} inputs; tying these control inputs low makes the input latches transparent allowing unbuffered operation of the DAC.

AD7545A FUNCTIONAL BLOCK DIAGRAM



2




ORDERING INFORMATION^{1,2}

Relative Accuracy, LSB	Gain Error, LSB	Temperature Range and Package Options ³		
		T _{min} -T _{max}	T _{min} -T _{max}	T _{min} -T _{max}
± 1/2	± 4	0 to +70°C	-25°C to +85°C	-55°C to +125°C
		Plastic DIP (N-20)	Hermetic (Q-20)	Hermetic (Q-20)
± 1/2	± 2	AD7545AKN	AD7545ABQ	AD7545ATQ
		AD7545ALN	AD7545ACQ	AD7545AUQ
± 1/2	± 4	PLCC ⁴ (P-20A)		LCCC ⁵ (E-20A)
		AD7545AKP		AD7545ATE
± 1/2	± 2	AD7545ALP		AD7545AUE

NOTES

- ¹To order MIL-STD-883C, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
- ²Analog Devices reserves the right to ship ceramic packages (D-20) in lieu of cerdip packages (Q-20).
- ³See Section 13 for package outline information.
- ⁴PLCC: Plastic Leaded Chip Carrier.
- ⁵LCCC: Leadless Ceramic Chip Carrier.

PIN CONFIGURATIONS



SPECIFICATIONS ($V_{REF} = +10V$, $V_{OUT1} = 0V$, $AGND = DGND$ unless otherwise specified)

Parameter	Version	$V_{DD} = +5V$ Limits		$V_{DD} = +15V$ Limits		Units	Test Conditions/Comments
		$T_A = +25^\circ C$	$T_{min} - T_{max}^1$	$T_A = +25^\circ C$	$T_{min} - T_{max}^1$		
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	Endpoint Measurement All Grades Guaranteed 12-Bit Monotonic Over Temperature Measured Using Internal R_{FB} . DAC Register Loaded with All 1s.
Relative Accuracy	K, B, T	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	
	L, C, U	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	
Differential Nonlinearity	All	± 1	± 1	± 1	± 1	LSB max	
Gain Error	K, B, T	± 3	± 4	± 3	± 4	LSB max	
	L, C, U	± 1	± 2	± 1	± 2	LSB max	
Gain Temperature Coefficient ²	All	± 5	± 5	± 5	± 5	ppm/ $^\circ C$ max	
Δ Gain/ Δ Temperature	All	± 2	± 2	± 2	± 2	ppm/ $^\circ C$ typ	
DC Supply Rejection ²	All	0.002	0.004	0.002	0.004	% per % max	
Δ Gain/ ΔV_{DD}	All	0.002	0.004	0.002	0.004	% per % max	
Output Leakage Current at OUT1	K, L	10	50	10	50	nA max	$\Delta V_{DD} = \pm 5\%$ DB0-DB11 = 0V; \overline{WR} , $\overline{CS} = 0V$
	B, C	10	50	10	50	nA max	
	T, U	10	200	10	200	nA max	
DYNAMIC PERFORMANCE							
Current Settling Time ²	All	1	1	1	1	μs max	To 1/2LSB. OUT 1 load = 100 Ω , $C_{EXT} = 13pF$. DAC output measured from falling edge of \overline{WR} . $\overline{CS} = 0V$.
Propagation Delay ² (from Digital) Input Change to 90% of Final Analog Output)	All	200	–	150	–	ns max	OUT1 LOAD = 100 Ω , $C_{EXT} = 13pF^3$ $V_{REF} = AGND$. OUT1 Load = 100 Ω , $C_{EXT} = 13pF$. DAC Register Alternately Loaded with All 0s and All 1s.
Digital-to-Analog Glitch Impulse ²	All	5	–	5	–	nV sec typ	
AC Feedthrough ^{2,4} At OUT1	All	5	5	5	5	mV p-p typ	
REFERENCE INPUT							
Input Resistance (Pin 19 to GND)	All	10 20	10 20	10 20	10 20	k Ω min k Ω max	Input Resistance TC = – 300ppm/ $^\circ C$ typ Typical Input Resistance = 15k Ω
ANALOG OUTPUTS							
Output Capacitance ²							
C_{OUT1}	All	70	70	70	70	pF max	DB0-DB11 = 0V, \overline{WR} , $\overline{CS} = 0V$ DB0-DB11 = V_{DD} , \overline{WR} , $\overline{CS} = 0V$
C_{OUT1}	All	150	150	150	150	pF max	
DIGITAL INPUTS							
Input High Voltage V_{IH}	All	2.4	2.4	13.5	13.5	V min	$V_{IN} = 0$ or V_{DD}
Input Low Voltage V_{IL}	All	0.8	0.8	1.5	1.5	V max	
Input Current ⁵ I_{IN}	All	± 1	± 10	± 1	± 10	μA max	
Input Capacitance ² DB0-DB11, \overline{WR} , \overline{CS}	All	8	8	8	8	pF max	
SWITCHING CHARACTERISTICS²							
Chip Select to Write Setup Time t_{CS}	K, B, L, C T, U	100 100	130 170	75 75	85 95	ns min ns min	See Timing Diagram $t_{CS} \geq t_{WR}$, $t_{CH} \geq 0$
Chip Select to Write Hold Time t_{CH}	All	0	0	0	0	ns min	
Write Pulse Width t_{WR}	K, B, L, C T, U	100 100	130 170	75 75	85 95	ns min ns min	
Data Setup Time t_{DS}	All	100	150	60	80	ns min	
Data Hold Time t_{DH}	All	5	5	5	5	ns min	
POWER SUPPLY							
V_{DD}	All	5	5	15	15	V	$\pm 5\%$ for Specified Performance All Digital Inputs V_{IL} or V_{IH} All Digital Inputs 0V or V_{DD} All Digital Inputs 0V or V_{DD}
I_{DD}	All	2	2	2	2	mA max	
		100	100	100	100	μA max	
		10	10	10	10	μA typ	

NOTES

¹Temperature Ranges as follows:

K, L versions; 0 to +70 $^\circ C$

B, C versions; – 25 $^\circ C$ to +85 $^\circ C$

T, U versions; – 55 $^\circ C$ to +125 $^\circ C$

²Sample tested to ensure compliance.


³DB0-DB11 = 0V to V_{DD} or V_{DD} to 0V.

⁴Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

⁵Logic inputs are MOS gates. Typical input current (+25 $^\circ C$) is less than 1nA.

Specifications subject to change without notice.

WRITE CYCLE TIMING DIAGRAM



MODE SELECTION

WRITE MODE:
CS and WR low, DAC responds to data bus (DB0-DB11) inputs.

HOLD MODE:
Either CS or WR high, data bus (DB0-DB11) is locked out; DAC holds last data present when WR or CS assumed high state.

NOTES:
 $V_{DD} = +5V$; $t_r = t_f = 20ns$
 $V_{DD} = +15V$; $t_r = t_f = 40ns$
 All input signal rise and fall times measured from 10% to 90% of V_{DD} .
 Timing measurement reference level is $\frac{V_{IH} + V_{IL}}{2}$.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise noted)

V_{DD} to DGND	-0.3V, +17V
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{RFB} , V_{REF} to DGND	$\pm 25V$
V_{PIN1} to DGND	-0.3V, $V_{DD} + 0.3V$
AGND to DGND	-0.3V, $V_{DD} + 0.3V$
Power Dissipation (Any Package) to $75^\circ C$	450mW
Derates above $75^\circ C$ by	6mW/ $^\circ C$

Operating Temperature

Commercial (K, L) Grades	0 to $+70^\circ C$
Industrial (B, C) Grades	$-25^\circ C$ to $+85^\circ C$
Extended (T, U) Grades	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10sec)	$+300^\circ C$

NOTES

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 1 and 2 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on V_{OS} , where V_{OS} is the amplifier input offset voltage. To maintain specified accuracy with V_{REF} at 10V, it is recommended that V_{OS} be no greater than 0.25mV, or $(25 \times 10^{-6}) (V_{REF})$, over the temperature range of operation. Suitable op amps are AD517 and AD711. The AD517 is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (150 μV max for lowest grade) and in most applications will not require an offset trim. The AD711 has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD711 may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545A. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545A AGND and DGND pins (1N914 or equivalent).

Invalid Data: When \overline{WR} and \overline{CS} are both low, the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which \overline{WR} is low, and as a result invalid data can briefly occur at the D/A converter inputs during

a write cycle. Such invalid data can cause unwanted signals or glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse \overline{WR} so that it only occurs when data is valid.

Digital Glitches: Digital glitches result due to capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545A (Pins 1, 2, 19, 20) from the digital pins by a ground track run between Pins 2 and 3 and between Pins 18 and 19 of the AD7545A. Note how the analog pins are at one end (DIP) or side (LCC and PLCC) of the package and separated from the digital pins by V_{DD} and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital-to-analog sections of the AD7545A, particularly in circuits with high currents and fast rise and fall times. This type of crosstalk is minimized by using $V_{DD} = +5$ volts. However, great care should be taken to ensure that the +5V used to power the AD7545A is free from digitally induced noise,

Temperature Coefficients: The gain temperature coefficient of the AD7545A has a maximum value of 5ppm/ $^\circ C$ and a typical value of 2ppm/ $^\circ C$. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a $100^\circ C$ temperature range. When trim resistors R1 and R2 (such as in Figure 4) are used to adjust full-scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient to CMOS Multiplying DACs", Publication Number E630c-5-3/86.

BASIC APPLICATIONS

Figures 1 and 2 show simple unipolar and bipolar circuits using the AD7545A. Resistor R1 is used to trim for full scale. The L, C, U grades have a guaranteed maximum gain error of ± 1 LSB at $+25^{\circ}\text{C}$, and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high-speed op amps. Note that all the circuits of Figures 1 and 2 have constant input impedance at the V_{REF} terminal.

The circuit of Figure 1 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to $-V_{\text{IN}}$ (note the inversion introduced by the op amp) or V_{IN} can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). V_{IN} can be any voltage in the range $-20 \leq V_{\text{IN}} \leq +20$ volts (provided the op amp can handle such voltages) since V_{REF} is permitted to exceed V_{DD} . Table II shows the code relationship for the circuit of Figure 1.




Figure 1. Unipolar Binary Operation

TRIM RESISTOR	K, B, T	L, C, U
R1	50Ω	20Ω
R2	27Ω	6.8Ω

Table I. Recommended Trim Resistor Values vs. Grades

Binary Number in DAC Register	Analog Output
1111 1111 1111	$-V_{\text{IN}} \left\{ \frac{4095}{4096} \right\}$
1000 0000 0000	$-V_{\text{IN}} \left\{ \frac{2048}{4096} \right\} = -1/2 V_{\text{IN}}$
0000 0000 0001	$-V_{\text{IN}} \left\{ \frac{1}{4096} \right\}$
0000 0000 0000	0 Volts

Table II. Unipolar Binary Code Table for Circuit of Figure 1.

Figure 2 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code, and inverter U_1 on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive-OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within 0.01%, and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full-scale error. Mismatch of R5 to R4 and R3 causes full-scale error.




Figure 2. Bipolar Operation (2's Complement Code)

Data Input	Analog Output
0111 1111 1111	$+V_{\text{IN}} \cdot \left\{ \frac{2047}{2048} \right\}$
0000 0000 0001	$+V_{\text{IN}} \cdot \left\{ \frac{1}{2048} \right\}$
0000 0000 0000	0 Volts
1111 1111 1111	$-V_{\text{IN}} \cdot \left\{ \frac{1}{2048} \right\}$
1000 0000 0000	$-V_{\text{IN}} \cdot \left\{ \frac{2048}{2048} \right\}$

Table III. 2's Complement Code Table for Circuit of Figure 2.


FEATURES

- Two 12-Bit DACs in One Package
- DAC Ladder Resistance Matching: 0.5%
- Space Saving Skinny DIP and Surface Mount Packages
- 4-Quadrant Multiplication
- Low Gain Error (1LSB max Over Temperature)
- Fast Interface Timing

APPLICATIONS

- Automatic Test Equipment
- Programmable Filters
- Audio Applications
- Synchro Applications
- Process Control

AD7547 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7547 contains two 12-bit current output DACs on one monolithic chip. Also on-chip are the level shifters, data registers and control logic for easy microprocessor interfacing. There are 12 data inputs. \overline{CSA} , \overline{CSB} , \overline{WR} control DAC selection and loading. Data is latched into the DAC registers on the rising edge of \overline{WR} . The device is speed compatible with most microprocessors and accepts TTL, 74HC and 5V CMOS logic level inputs.

The D/A converters provide 4-quadrant multiplication capabilities with separate reference inputs and feedback resistors. Monolithic construction ensures that thermal and gain error tracking is excellent. 12-bit monotonicity is guaranteed for both DACs over the full temperature range.

The AD7547 is manufactured using the Linear Compatible CMOS (LC²MOS) process. This allows fast digital logic and precision linear circuitry to be fabricated on the same die.

PRODUCT HIGHLIGHTS

- DAC to DAC Matching:**
Since both DACs are fabricated on the same chip, precise matching and tracking is inherent. Many applications which are not practical using two discrete DACs are now possible. Typical matching: 0.5%.
- Small Package Size:**
The AD7547 is available in both 0.3" wide, 24-pin DIPs and in 28-terminal surface mount packages.
- Wide Power Supply Tolerance:**
The device operates on a +12V to +15V V_{DD} , with $\pm 10\%$ tolerance on this nominal figure. All specifications are guaranteed over this range.

\overline{CSA}	\overline{CSB}	\overline{WR}	FUNCTION
X	X	1	No Data Transfer
1	1	X	No Data Transfer
\uparrow	\uparrow	0	A Rising Edge on \overline{CSA} or \overline{CSB} Loads Data to the Respective DAC from the Data Bus
0	1	\uparrow	DAC A Register Loaded from Data Bus
1	0	\uparrow	DAC B Register Loaded from Data Bus
0	0	\uparrow	DAC A and DAC B Registers Loaded from Data Bus

NOTES

- X = Don't care
- \uparrow means rising edge triggered

Table I. AD7547 Truth Table

SPECIFICATIONS¹ ($V_{DD} = +12V$ to $+15V$, $\pm 10\%$, $V_{REFA} = V_{REFB} = 10V$; $I_{OUTA} = I_{OUTB} = AGND = 0V$.)

All specifications T_{min} to T_{max} unless otherwise specified.)

Parameter	J, A Versions	K, B Versions	L, C Versions	S Version	T Version	U Version	Units	Test Conditions/Comments
ACCURACY								
Resolution	12	12	12	12	12	12	Bits	All grades guaranteed monotonic over temperature. Measured using R_{FBA} , R_{FBB} . Both DAC registers loaded with all 1's.
Relative Accuracy	± 1	$\pm 1/2$	$\pm 1/2$	± 1	$\pm 1/2$	$\pm 1/2$	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	± 1	± 1	LSB max	
Gain Error	± 6	± 3	± 1	± 6	± 3	± 2	LSB max	
Gain Temperature Coefficient ² ; Δ Gain/ Δ Temperature	± 5	± 5	± 5	± 5	± 5	± 5	ppm/ $^{\circ}$ C max	
Output Leakage Current								
I_{OUTA} (Pin 2)								
+25 $^{\circ}$ C	10	10	10	10	10	10	nA max	DACA Register loaded with all 0's.
T_{min} to T_{max}	150	150	150	250	250	250	nA max	
I_{OUTB} (Pin 24)								
+25 $^{\circ}$ C	10	10	10	10	10	10	nA max	DACB Register loaded with all 0's.
T_{min} to T_{max}	150	150	150	250	250	250	nA max	
REFERENCE INPUT								
Input Resistance (Pin 4, Pin 22)								
9	9	9	9	9	9	9	k Ω min	Typical Input Resistance = 14k Ω
20	20	20	20	20	20	20	k Ω max	
V_{REFA} , V_{REFB}								
Input Resistance Match	± 3	± 3	± 1	± 3	± 3	± 1	% max	Typically $\pm 0.5\%$
DIGITAL INPUTS								
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	2.4	2.4	V min	$V_{IN} = V_{DD}$
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current)								
+25 $^{\circ}$ C	± 1	± 1	± 1	± 1	± 1	± 1	μ A max	
T_{min} to T_{max}	± 10	± 10	± 10	± 10	± 10	± 10	μ A max	
C_{IN} (Input Capacitance) ²	10	10	10	10	10	10	pF max	
POWER SUPPLY³								
V_{DD}	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	V min/V max	
I_{DD}	2	2	2	2	2	2	mA max	

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance only and are not subject to test.

($V_{DD} = +12V$ to $+15V$; $V_{REFA} = V_{REFB} = +10V$, $I_{OUTA} = I_{OUTB} = AGND = 0V$. Output Amplifiers are AD644 except where stated.)

Parameter	$T_A = +25^{\circ}\text{C}$	$T_A = T_{min}, T_{max}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	–	μ s max	To 0.01% of full-scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13\text{pF}$. DAC output measured from rising edge of WR. Typical Value of Settling Time is 0.8 μ s.
Digital-to-Analog Glitch Impulse	7	–	nV-s typ	Measured with $V_{REFA} = V_{REFB} = 0V$, I_{OUTA} , I_{OUTB} load = 100 Ω , $C_{EXT} = 13\text{pF}$. DAC registers alternately loaded with all 0's and all 1's.
AC Feedthrough⁴				
V_{REFA} to I_{OUTA}	–70	–65	dB max	V_{REFA} , $V_{REFB} = 20\text{V p-p}$ 10kHz sinewave. DAC registers loaded with all 0's.
V_{REFB} to I_{OUTB}	–70	–65	dB max	
Power Supply Rejection				
Δ Gain/ ΔV_{DD}	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = V_{DD\text{max}} - V_{DD\text{min}}$
Output Capacitance				
C_{OUTA}	70	70	pF max	DACA, DACB loaded with all 0's.
C_{OUTB}	70	70	pF max	
C_{OUTA}	140	140	pF max	DACA, DACB loaded with all 1's.
C_{OUTB}	140	140	pF max	
Channel-to-Channel Isolation				
V_{REFA} to I_{OUTB}	–84	–	dB typ	$V_{REFA} = 20\text{V p-p}$ 10kHz sinewave, $V_{REFB} = 0V$. Both DACs loaded with all 1's.
V_{REFB} to I_{OUTA}	–84	–	dB typ	$V_{REFB} = 20\text{V p-p}$ 10kHz sinewave, $V_{REFA} = 0V$. Both DACs loaded with all 1's.
Digital Crosstalk	7	–	nV-s typ	Measured for a Code Transition of all 0's to all 1's. I_{OUTA} , I_{OUTB} Load = 100 Ω , $C_{EXT} = 13\text{pF}$
Output Noise Voltage Density (10Hz–100kHz)	25	–	nV/ $\sqrt{\text{Hz}}$ typ	Measured between R_{FBA} and I_{OUTA} or R_{FBB} and I_{OUTB} . Frequency of measurement is 10Hz–100kHz.
Total Harmonic Distortion	–82	–	dB typ	$V_{IN} = 6\text{V rms}$, 1kHz. Both DACs loaded with all 1's.

NOTES

¹Temperature range as follows:

J, K, L Versions: 0 to $+70^{\circ}\text{C}$.

A, B, C Versions: -25°C to $+85^{\circ}\text{C}$.

S, T, U Versions: -55°C to $+125^{\circ}\text{C}$.

²Sample tested at 25°C to ensure compliance.

³Functional at $V_{DD} = 5\text{V}$ with degraded specifications.

⁴Pin 12 (DGND) on ceramic DIP packages is connected to lid.


Specifications subject to change without notice.

TIMING CHARACTERISTICS ($V_{DD} = 10.8V$ to $16.5V$, $V_{REFA} = V_{REFB} = +10V$, $I_{OUTA} = I_{OUTB} = AGND = 0V$).

Parameter	Limit at $T_A = +25^\circ C$	Limit at $T_A = 0$ to $+70^\circ C$ $T_A = -25^\circ C$ to $+85^\circ C$	Limit at $T_A = -55^\circ C$ to $+125^\circ C$	Units	Test Conditions/Comments
t_1	60	80	80	ns min	Data Setup Time
t_2	25	25	25	ns min	Data Hold Time
t_3	80	80	100	ns min	Chip Select to Write Setup Time
t_4	0	0	0	ns min	Chip Select to Write Hold Time
t_5	80	80	100	ns min	Write Pulse Width

NOTE

Specifications subject to change without notice.



NOTES

- ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. $t_r = t_f = 20ns$.
- TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$

Figure 1. Timing Diagram for AD7547

ABSOLUTE MAXIMUM RATINGS*

($T_A = 25^\circ C$ unless otherwise stated)

V_{DD} to DGND	-0.3V, +17V
V_{REFA} , V_{REFB} to AGND	$\pm 25V$
V_{RFB} , V_{RFB} to AGND	$\pm 25V$
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
I_{OUTA} , I_{OUTB} to DGND	-0.3V, $V_{DD} + 0.3V$
AGND to DGND	-0.3V, $V_{DD} + 0.3V$
Power Dissipation (Any Package)	
To $+75^\circ C$	450mW
Derates above $+75^\circ C$	6mW/ $^\circ C$
Operating Temperature Range	
Commercial (J, K, L Versions)	0 to $+70^\circ C$
Industrial (A, B, C Versions)	$-25^\circ C$ to $+85^\circ C$
Extended (S, T, U Versions)	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10secs)	$+300^\circ C$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION^{1,2}

Relative Accuracy T_{min} to T_{max}	Gain Error T_{min} to T_{max}	Temperature Range and Package Options ³		
		0 to $+70^\circ C$ Plastic DIP (N-24)	$-25^\circ C$ to $+85^\circ C$ Hermetic (Q-24)	$-55^\circ C$ to $+125^\circ C$ Hermetic (Q-24)
$\pm 1LSB$	$\pm 6LSB$	AD7547JN	AD7547AQ	AD75478Q
$\pm 1/2LSB$	$\pm 3LSB$	AD7547KN	AD7547BQ	AD7547TQ
$\pm 1/2LSB$	$\pm 1LSB$	AD7547LN	AD7547CQ	
$\pm 1/2LSB$	$\pm 2LSB$			AD7547UQ
		PLCC ⁴ (P-28A)		LCCC ⁵ (E-28A)
$\pm 1LSB$	$\pm 6LSB$	AD7547JP		AD7547SE
$\pm 1/2LSB$	$\pm 3LSB$	AD7547KP		AD7547TE
$\pm 1/2LSB$	$\pm 1LSB$	AD7547LP		
$\pm 1/2LSB$	$\pm 2LSB$			AD7547UQ

NOTES


- To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheets.
- Analog Devices reserves the right to ship ceramic packages (D-24A) in lieu of cerdip packages (Q-24).
- See Section 13 for package outline information.
- PLCC: Plastic Leaded Chip Carrier.
- LCCC: Leadless Ceramic Chip Carrier.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	AGND	Analog Ground.
2	I _{OUTA}	Current output terminal of DACA.
3	R _{FBA}	Feedback resistor for DACA.
4	V _{REFA}	Reference input to DACA.
5	$\overline{\text{CSA}}$	Chip Select Input for DAC A. Active low.
6-18	DB0-DB11	12 data inputs, DB0 (LSB)–DB11 (MSB).
12	DGND	Digital Ground.
19	$\overline{\text{WR}}$	Write Input. Data transfer occurs on rising edge of $\overline{\text{WR}}$. See Table I.
20	$\overline{\text{CSB}}$	Chip Select Input for DACB. Active low.
21	V _{DD}	Power supply input. Nominally +12V to +15V with ±10% tolerance.
22	V _{REFB}	Reference input to DACB.
23	R _{FBB}	Feedback resistor of DACB.
24	I _{OUTB}	Current output terminal of DACB.

CIRCUIT INFORMATION

D/A SECTION

The AD7547 contains two identical 12-bit multiplying D/A converters. Each DAC consists of a highly stable R-2R ladder and 12 N-channel current steering switches. Figure 2 shows a simplified D/A circuit for DAC A. In the R-2R ladder, binary weighted currents are steered between I_{OUTA} and AGND. The current flowing in each ladder leg is constant, irrespective of switch state. The feedback resistor R_{FBA} is used with an op-amp to convert the current flowing in I_{OUTA} to a voltage output.




Figure 2. Simplified Circuit Diagram for DACA

EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows the equivalent circuit for one of the D/A converters (DAC A) in the AD7547. A similar equivalent circuit can be drawn for DACB. Note that AGND is common to both DAC A and DAC B.




Figure 3. Equivalent Analog Circuit for DACA

C_{OUT} is the output capacitance due to the N-channel switches and varies from about 50pF to 150pF with digital input code. The current source I_{LKG} is composed of surface and junction leakages and approximately doubles every 10°C. R_O is the equivalent output resistance of the device which varies with input code.

DIGITAL CIRCUIT INFORMATION

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static-protected MOS gates with typical input currents of less than 1nA.

AD7548
FEATURES

8-Bit Bus Compatible 12-Bit DAC
All Grades 12-Bit Monotonic Over Full Temperature Ranges
Operation Specified at +5V, +12V or +15V Power Supply
Low Gain Drift of 5ppm/ $^{\circ}$ C Maximum
Full 4 Quadrant Multiplication
Skinny DIP and Surface Mount Packages

APPLICATIONS


8-Bit Microprocessor Based Control Systems
Programmable Amplifiers
Function Generation
Servo Control

GENERAL DESCRIPTION

The AD7548 is a 12-bit monolithic CMOS D/A converter for use with 8-bit bus microprocessors. Data is loaded in two bytes to input holding registers as shown in the block diagram opposite. The AD7548 can be configured to accept either left- or right-justified data, least significant byte or most significant byte first, using standard TTL compatible control inputs.

A separate load DAC control input allows the user the choice of updating the analog output coincident with loading new data to the DAC input register or at any time after the data loading event. This feature is especially important in multi-DAC systems where simultaneous update of all DACs is required.

The new Linear Compatible CMOS (LC² MOS) process used in the manufacture of the AD7548 allows precision thin-film linear circuitry and high-speed low-power CMOS logic to be integrated on the same small chip. The high-speed logic allows direct interfacing to most of the popular 8-bit microprocessors.

AD7548 FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

- Microprocessor Compatibility**
High speed input control (TTL/5V CMOS compatible) allow direct interfacing to most of the popular 8-bit microprocessors.
- Guaranteed Monotonicity**
The AD7548 is guaranteed monotonic to 12-bits over the full temperature range for all grades and at all specified supply voltages.
- Selectable Data Input Format**
Left- or right-justified data, least significant or most significant byte first. This allows the AD7548 to be interfaced with microprocessors using either Motorola or Intel-type data formatting.
- Monolithic Construction**
For increased reliability and reduced package size – 0.3" 20-pin DIP and 20-terminal surface mount packages.
- Single Supply Operation** – See Figure 8.
- Low Gain Error and Gain Error T.C.**

SPECIFICATIONS¹

($V_{DD} = +5V$, $V_{REF} = +10V$; $I_{OUT} = AGND = 0V$. All specifications T_{min} to T_{max} unless otherwise specified)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	12	12	12	12	Bits	
Relative Accuracy	±1	±1/2	±1	±1/2	LSB max	
Differential Nonlinearity	±1	±1/2	±1	±1/2	LSB max	All grades guaranteed monotonic to 12-bits over temperature.
Full Scale Error	±6	±3	±6	±3	LSB max	Measured using internal R_{FB} and includes effects of leakage current and gain TC. Full Scale Error can be trimmed to zero.
Gain Temperature Coefficient ² ; Δ Gain/ Δ Temperature	±5	±5	±5	±5	ppm/°C max	Typical value is 2ppm/°C
Output Leakage Current I_{OUT} (Pin 1)						
+25°C	±5	±5	±5	±5	nA max	All digital inputs = 0V
T_{min} to T_{max}	±25	±25	±150	±150	nA max	
REFERENCE INPUT						
Input Resistance, Pin 19	7 20	7 20	7 20	7 20	k Ω min k Ω max	Typical Input Resistance = 11k Ω
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current)						
+25°C	±1	±1	±1	±1	μ A max	$V_{IN} = 0V$ or V_{DD}
T_{min} to T_{max}	±10	±10	±10	±10	μ A max	
C_{IN} (Input Capacitance) ²	7	7	7	7	pF max	
POWER SUPPLY						
V_{DD} Range	4.75/5.25	4.75/5.25	4.75/5.25	4.75/5.25	V min/V max	Specifications guaranteed over this range
I_{DD}	2 300	2 300	2 300	2 300	mA max μ A max	All digital inputs V_{IL} or V_{IH} All digital inputs 0V or V_{DD}

SPECIFICATIONS¹

($V_{DD} = +12V$ to $+15V$, $V_{REF} = +10V$; $I_{OUT} = AGND = 0V$. All specifications T_{min} to T_{max} unless otherwise specified)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	12	12	12	12	Bits	
Relative Accuracy	±1	±1/2	±1	±1/2	LSB max	
Differential Nonlinearity	±1	±1/2	±1	±1/2	LSB max	All grades guaranteed monotonic to 12-bits over temperature.
Full Scale Error	±6	±3	±6	±3	LSB max	Measured using internal R_{FB} and includes effects of leakage current and gain TC. Full Scale Error can be trimmed to zero.
Gain Temperature Coefficient ² ; Δ Gain/ Δ Temperature	±5	±5	±5	±5	ppm/°C max	Typical value is 2ppm/°C
Output Leakage Current I_{OUT} (Pin 1)						
+25°C	±5	±5	±5	±5	nA max	All digital inputs = 0V
T_{min} to T_{max}	±25	±25	±150	±150	nA max	
REFERENCE INPUT						
Input Resistance, Pin 19	7 20	7 20	7 20	7 20	k Ω min k Ω max	Typical Input Resistance = 11k Ω
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current)						
+25°C	±1	±1	±1	±1	μ A max	$V_{IN} = 0V$ or V_{DD}
T_{min} to T_{max}	±10	±10	±10	±10	μ A max	
C_{IN} (Input Capacitance) ²	7	7	7	7	pF max	
POWER SUPPLY						
V_{DD} Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V min/V max	Specifications guaranteed over this range
I_{DD}	3 1	3 1	3 1	3 1	mA max mA max	All digital inputs V_{IL} or V_{IH} All digital inputs 0V or V_{DD}

NOTES

¹Temperature range as follows: J, K Versions; 0 to +70°C
A, B Versions; -40°C to +85°C
S, T Versions; -55°C to +125°C

²Guaranteed by design but not production tested.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹ ($V_{DD} = +5V$, $V_{REF} = +10V$, $I_{OUT} = AGND = 0V$ unless otherwise stated)

Parameter	Limit at	Limit ² at	Limit ² at	Units	Test Conditions/Comments
	$T_A = 25^\circ C$	$T_A = 0$ to $+70^\circ C$ $-40^\circ C$ to $+85^\circ C$	$T_A = -55^\circ C$ to $+125^\circ C$		
t_{DS}	240	240	290	ns min	Data Valid Setup Time
t_{DH}	50	50	70	ns min	Data Valid Hold Time
t_{CWS}	30	40	50	ns min	CSMSB or CSLSB to \overline{WR} Setup Time
t_{CWH}	15	20	25	ns min	CSMSB or CSLSB to \overline{WR} Hold Time
t_{LWS}	30	40	50	ns min	\overline{LDAC} to \overline{WR} Setup Time
t_{LWH}	15	20	25	ns min	\overline{LDAC} to \overline{WR} Hold Time
t_{WR}	250	280	320	ns min	Write Pulse Width

TIMING CHARACTERISTICS¹ ($V_{DD} = +12V$ to $+15V$, $V_{REF} = +10V$, $I_{OUT} = AGND = 0V$ unless otherwise stated)

Parameter	Limit at	Limit ² at	Limit ² at	Units	Test Conditions/Comments
	$T_A = 25^\circ C$	$T_A = 0$ to $+70^\circ C$ $-40^\circ C$ to $+85^\circ C$	$T_A = -55^\circ C$ to $+125^\circ C$		
t_{DS}	160	190	230	ns min	Data Valid Setup Time
t_{DH}	30	30	50	ns min	Data Valid Hold Time
t_{CWS}	30	40	50	ns min	CSMSB or CSLSB to \overline{WR} Setup Time
t_{CWH}	15	20	25	ns min	CSMSB or CSLSB to \overline{WR} Hold Time
t_{LWS}	30	40	50	ns min	\overline{LDAC} to \overline{WR} Setup Time
t_{LWH}	15	20	25	ns min	\overline{LDAC} to \overline{WR} Hold Time
t_{WR}	170	200	240	ns min	Write Pulse Width

AC PERFORMANCE CHARACTERISTICS (These characteristics are included for Design Guidance only and are not subject to test ($V_{REF} = +10V$; $I_{OUT} = AGND = 0V$, Output Amplifier is AD544 except where stated))

Parameter	Version	$V_{DD} = +5V$		$V_{DD} = +12V$ to $+15V$		Units	Test Conditions/Comments
		$T_A = +25^\circ C$	$T_A = T_{MIN}, T_{MAX}$	$T_A = +25^\circ C$	$T_A = T_{MIN}, T_{MAX}$		
Output Current Settling Time		1.5	-	1	-	μs typ	To 0.01% of full scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1s and all 0s
Digital to Analog Glitch Impulse		400	-	330	-	nV-sec typ	Measured with $V_{REF} = 0V$, I_{OUT} load = 100 Ω , $C_{EXT} = 13pF$. DAC register alternately loaded with all 1s and all 0s
Multiplying Feedthrough Error ³		3	5	3	5	mV p-p typ	$V_{REF} = \pm 5V$, 10kHz sine wave DAC register loaded with all 0s.
Total Harmonic Distortion		-85	-	-85	-	dB typ	$V_{REF} = 6V$ rms @ 1kHz. DAC register loaded with all 1s.
Power Supply Rejection $\Delta GAIN/\Delta V_{DD}$		± 0.015	± 0.03	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance I_{OUT} (Pin 1)		200 100	200 100	200 100	200 100	pF max pF max	DAC register loaded with all 1s. DAC register loaded with all 0s.
Output Noise Voltage Density (10Hz-100kHz)		15	-	15	-	nV/\sqrt{Hz} typ	Measured between R_{FB} and I_{OUT}

NOTES

¹Guaranteed by design but not production tested.

²Temperature range as follows: J, K Versions; 0 to $+70^\circ C$.

A, B Versions; $-40^\circ C$ to $+85^\circ C$.

S, T Versions; $-55^\circ C$ to $+125^\circ C$.

³Feedthrough can be further reduced by connecting the metal lid on the ceramic package (Suffix D) to DGND.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} (Pin 18) to DGND	+17V
V _{REF} (Pin 19) to AGND	±25V
V _{RFB} (Pin 20) to AGND	±25V
Digital Input Voltage (Pins 4–17) to DGND	–0.3V, V _{DD}
V _{PIN 1} to DGND	–0.3V, V _{DD}
AGND to DGND	–0.3V, V _{DD}
Power Dissipation (Any Package)	
To +75°C	450mW
Derates above +75°C	6mW/°C

Operating Temperature Range

Commercial (J, K Versions)	0 to +70°C
Industrial (A, B Versions)	–40°C to +85°C
Extended (S, T Versions)	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C


*Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



ORDERING INFORMATION^{1,2}

Relative Accuracy T _{min} –T _{max}	Full-Scale Error T _{min} –T _{max}	Temperature Range and Package Options ³		
		0 to +70°C	–25°C to +85°C	–55°C to +125°C
±1LSB ±1/2LSB	±6LSB ±3LSB	Plastic DIP (N-20)	Hermetic (Q-20)	Hermetic (Q-20)
		AD7548JN AD7548KN	AD7548AQ AD7548BQ	AD7548SQ AD7548TQ
±1LSB ±1/2LSB	±6LSB ±3LSB	PLCC ⁴ (P-20A)		LCCC ⁵ (E-20A)
		AD7548JP AD7548KP		AD7548SE AD7548TE

NOTES


- ¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
- ²Analog Devices reserves the right to ship ceramic (package outline D-20) packages in lieu of cerdip (package outline Q-20) packages.
- ³See Section 13 for package outline information.
- ⁴PLCC: Plastic Leaded Chip Carrier.
- ⁵LCCC: Leadless Ceramic Chip Carrier.

PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION																																			
1	I _{OUT}	DAC current OUT bus. Normally terminated at virtual ground of output amplifier.																																			
2	AGND	Analog Ground.																																			
3	DGND	Digital Ground.																																			
4	CSMSB	Chip Select Most Significant (MS) Byte. Active Low Input. Used in combination with \overline{WR} to load external data into the input register or in combination with \overline{WR} and LDAC to load external data into both input and DAC registers.																																			
5	DF/DOR	Data Format/Data Override. When this input is LOW, data in the DAC register is forced to one of two override codes selected by CTRL. When the override signal is removed, the DAC output returns to reflect the value in the DAC register. With DF/DOR HIGH, CTRL selects either a left or right justified input data format. For normal operation, DF/DOR is held HIGH.																																			
<table border="1"> <thead> <tr> <th>DF/DOR</th> <th>CTRL</th> <th>FUNCTION</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>DAC register contents overridden by all 0's</td> </tr> <tr> <td>0</td> <td>1</td> <td>DAC register contents overridden by all 1's</td> </tr> <tr> <td>1</td> <td>0</td> <td>Left-justified input data selected</td> </tr> <tr> <td>1</td> <td>1</td> <td>Right-justified input data selected</td> </tr> </tbody> </table>			DF/DOR	CTRL	FUNCTION	0	0	DAC register contents overridden by all 0's	0	1	DAC register contents overridden by all 1's	1	0	Left-justified input data selected	1	1	Right-justified input data selected																				
DF/DOR	CTRL	FUNCTION																																			
0	0	DAC register contents overridden by all 0's																																			
0	1	DAC register contents overridden by all 1's																																			
1	0	Left-justified input data selected																																			
1	1	Right-justified input data selected																																			
6	CTRL	Control Input. See pin 5 description.																																			
<table border="1"> <thead> <tr> <th colspan="6">MOST SIGNIFICANT BYTE</th> <th colspan="4">LEAST SIGNIFICANT BYTE</th> </tr> </thead> <tbody> <tr> <td>MSB</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>LSB</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>CTRL = "0"</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>MSB</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>LSB</td> <td>CTRL = "1"</td> </tr> </tbody> </table> <p>X = Don't care states.</p>			MOST SIGNIFICANT BYTE						LEAST SIGNIFICANT BYTE				MSB						LSB	X	X	X	X	CTRL = "0"	X	X	X	X	MSB						LSB	CTRL = "1"	
MOST SIGNIFICANT BYTE						LEAST SIGNIFICANT BYTE																															
MSB						LSB	X	X	X	X	CTRL = "0"																										
X	X	X	X	MSB						LSB	CTRL = "1"																										
7	DB7	Data Bit 7. Most Significant Bit (MSB).																																			
8	DB6	Data Bit 6.																																			
9	DB5	Data Bit 5.																																			
10	DB4	Data Bit 4.																																			
11	DB3	Data Bit 3.																																			
12	DB2	Data Bit 2.																																			
13	DB1	Data Bit 1.																																			
14	DB0	Data Bit 0. Least Significant Bit (LSB).																																			
15	LDAC	Load DAC Input, active LOW. This signal, in combination with others, is used to load the DAC register from either the input register or the external data bus.																																			
16	CSLSB	Chip Select Least Significant (LS) Byte. Active LOW input. Used in combination with \overline{WR} to load external data into the input register or in combination with \overline{WR} and LDAC to load external data into both input and DAC registers.																																			
17	\overline{WR}	WRITE Input. This active low signal, in combination with others is used in loading external data into the AD7548 input register and in transferring data from the input register to the DAC register.																																			
<table border="1"> <thead> <tr> <th>\overline{WR}</th> <th>CSMSB</th> <th>CSLSB</th> <th>LDAC</th> <th>FUNCTION</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Load LS Byte to Input Register.</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Load LS Byte to Input Register and DAC Register.</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>Load MS Byte to Input Register.</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Load MS Byte to Input Register and DAC Register.</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>Load Input Register to DAC Register.</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>No Data Transfer</td> </tr> </tbody> </table>			\overline{WR}	CSMSB	CSLSB	LDAC	FUNCTION	0	1	0	1	Load LS Byte to Input Register.	0	1	0	0	Load LS Byte to Input Register and DAC Register.	0	0	1	1	Load MS Byte to Input Register.	0	0	1	0	Load MS Byte to Input Register and DAC Register.	0	1	1	0	Load Input Register to DAC Register.	1	X	X	X	No Data Transfer
\overline{WR}	CSMSB	CSLSB	LDAC	FUNCTION																																	
0	1	0	1	Load LS Byte to Input Register.																																	
0	1	0	0	Load LS Byte to Input Register and DAC Register.																																	
0	0	1	1	Load MS Byte to Input Register.																																	
0	0	1	0	Load MS Byte to Input Register and DAC Register.																																	
0	1	1	0	Load Input Register to DAC Register.																																	
1	X	X	X	No Data Transfer																																	
18	V _{DD}	+5V to +15V Supply Input.																																			
19	V _{REF}	Reference Voltage Input.																																			
20	R _{FB}	Feedback Resistor. Used for normal D/A conversion.																																			

CONTROL INPUT INFORMATION

Figure 1a shows the data load timing diagram for the AD7548.



- NOTES
- ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. $t_r = t_f = 20\text{ns}$.
 - TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$.
 - CSMSB (PIN 4) AND CSLSB (PIN 16) MAY BE INTERCHANGED.
 - FOR LEFT-JUSTIFIED DATA CTRL = +0V WITH DF/DOR = +5V. FOR RIGHT-JUSTIFIED DATA CTRL = +5V WITH DF/DOR = +5V.

Figure 1a. AD7548 Timing Diagram

Figure 1b shows the simplified input control structure of the AD7548.




Figure 1b. Simplified AD7548 Input Control Structure

GENERAL CIRCUIT INFORMATION

The simplified D/A circuit is shown in Figure 2. An inverted R-2R ladder structure is used, which steers binarily weighted currents between I_{OUT} and AGND, thus maintaining a constant current in each ladder leg independent of the switch state.

The input resistance at V_{REF} is constant and equal to the value "R" in Figure 2. Since the input resistance is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external R_{FB} is recommended to define scale factor).




Figure 2. AD7548 Simplified Functional Diagram

EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows an equivalent circuit for the analog section of the AD7548 D/A converter. The current source $I_{LEAKAGE}$ is composed of surface and junction leakages. The resistor R_{EQ} denotes the equivalent output resistance of the DAC which varies with input code (excluding all 0's code) from $0.8R$ to $2R$, where R is typically $11k\Omega$. C_{OUT} is the capacitance due to the current steering switches and varies from about $50pF$ to $120pF$ (typical values) depending upon the digital input. $g(V_{REF}, N)$ is the Thevenin equivalent voltage generator due to the reference input voltage, V_{REF} , and the transfer function of R-2R ladder, N .

For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479-15-8/78.




Figure 3. AD7548 Equivalent Analog Output Circuit

DATA LOADING

The AD7548 accepts incoming data in either left-justified format or right-justified format depending on the control inputs DF/\overline{DOR} and $CTRL$.

(See pin description of DF/\overline{DOR} and $CTRL$ on preceding page).

Two operating modes are possible for controlling the transfer of data from the input register to the DAC register, the automatic transfer mode and the strobed transfer mode.

AUTOMATIC TRANSFER MODE

This is the simplest and fastest method of transferring data to the DAC register. It is facilitated by connecting \overline{LDAC} to either $CSMSB$, as shown in Figure 10, or $CSLSB$.

Figure 4 shows the timing diagram for automatic transfer of 8 + 4-bit data to the DAC register. The first write cycle loads the first byte of data to the input register. The second write cycle loads the second byte of data to the input register and automatically transfers both bytes to the DAC register.

Updating a single byte (High or Low) in the DAC register can be achieved in one write cycle using the automatic transfer mode.




Figure 4. Automatic Transfer Mode

STROBED TRANSFER MODE

Figure 5 shows the timing diagram for the strobed transfer of 8 + 4-bit data to the DAC register. Three write cycles are required for this transfer mode. The first two write cycles sequentially load bytes 1 and 2 into the input register. The third write cycle transfers data from the input register to the DAC register.

The strobed transfer mode allows the DAC registers of several AD7548's to be updated simultaneously, as shown in Figure 13, by means of a master strobe signal connected to the \overline{LDAC} of each device.

A single byte of data (High or Low) can be transferred to the DAC register in two write cycles using the strobed transfer mode.




Figure 5. Strobed Transfer Mode

DATA OVERRIDE

The contents of the DAC register can be overridden by pulling DF/\overline{DOR} (pin 5) LOW. The $CTRL$ (pin 6) input then determines whether the DAC register data is overridden by all 0s ($CTRL$ LOW) or all 1s ($CTRL$ HIGH). This feature allows the user to calibrate the AD7548 in circuits such as Figure 6 without calling on the microprocessor to load calibration data.

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 6 shows the analog circuit connections required for unipolar binary operation. With a dc input voltage or current (positive or negative polarity) applied at pin 19, the circuit is a unipolar D/A converter. With an ac input voltage the circuit provides 2-quadrant multiplication (digitally controlled attenuation).

Table I shows the code relationship for the circuit of Figure 6.

For full scale trimming the DAC register is loaded with 1111 1111 1111. This is most easily accomplished by using the data override function. R1 is then adjusted for $V_{OUT} = -V_{IN}$ (4095/4096). Alternatively full scale can be adjusted by omitting R1 and trimming the reference voltage magnitude.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps.




Figure 6. Unipolar Binary Operation

Binary Number in DAC Register		Analog Output, V_{OUT}
MSB	LSB	
1111	1111 1111	$-V_{IN} \left(\frac{4095}{4096} \right)$
1000	0000 0000	$-V_{IN} \left(\frac{2048}{4096} \right) = -1/2 V_{IN}$
0000	0000 0001	$-V_{IN} \left(\frac{1}{4096} \right)$
0000	0000 0000	0V

Table I. Unipolar Binary Code Table for Circuit of Figure 6

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 7 and Table II illustrate the recommended circuit and code relationship for bipolar operation. The circuit uses offset binary input coding. However, 2's complement coding can be accommodated if the MSB is inverted (done in software) before data is loaded into the DAC.

With the DAC register loaded to 1000 0000 0000, adjust R1 for $V_{OUT} = 0V$ (alternatively one can omit R1 and R2 and adjust the ratio of R3 and R4 for $V_{OUT} = 0V$). Full scale trimming can be accomplished by adjusting the amplitude of V_{IN} or by varying the value of R5.

R3, R4 and R5 must be selected to match within 0.01% and they should be the same type of resistor (preferably metal film) so that their temperature coefficients match. Mismatch of R3 to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.




Figure 7. Bipolar Operation (Offset Binary Coding)

Binary Number in DAC Register		Analog Output, V_{OUT}
MSB	LSB	
1111	1111 1111	$+V_{IN} \left(\frac{2047}{2048} \right)$
1000	0000 0001	$+V_{IN} \left(\frac{1}{2048} \right)$
1000	0000 0000	0V
0111	1111 1111	$-V_{IN} \left(\frac{1}{2048} \right)$
0000	0000 0000	$-V_{IN} \left(\frac{2048}{2048} \right)$

Table II. Binary Code Table for Offset Binary Circuit of Figure 7

SINGLE SUPPLY OPERATION

Figure 8 shows the AD7548 connected in a voltage switching mode. The input voltage is connected to I_{OUT} . The D/A converter output voltage is taken from the V_{REF} pin and has a constant impedance equal to R . R_{FB} is not used in this circuit. The input voltage V_{IN} must always be positive with respect to AGND in order to prevent an internal diode from turning on. To maintain linearity the input voltage should remain within 2.5V of AGND with V_{DD} from +12V to +15V.

The output voltage V_{OUT} of Figure 8 is expressed as

$$V_{OUT} = (V_{IN}) (D) \left(\frac{R_1 + R_2}{R_1} \right)$$

Where D is a fractional representation of the digital input word ($0 \leq D \leq 4095/4096$).




Figure 8. Single Supply Operation Using Voltage Switching Mode

APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 6 and 7 exhibit a code dependent output resistance which in turn cause a code dependent amplifier noise gain. The effect is a code dependent differential nonlinearity term at the amplifier output which, depends on V_{OS} where V_{OS} is the amplifier input offset voltage. To maintain monotonic operation it is recommended that V_{OS} be no greater than $(25 \times 10^{-6})(V_{REF})$ over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset ($50\mu V$) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at

the AD7548. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7548 AGND and DGND pins (1N914 or equivalent).

Temperature Coefficients: The gain temperature coefficient of the AD7548 has a maximum value of 5ppm/ $^{\circ}C$ and typical value of 2ppm/ $^{\circ}C$. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100 $^{\circ}C$ temperature range. When trim resistors R_1 and R_2 are used to adjust full scale range, the temperature coefficient of R_1 and R_2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630-10-6/81.

High Frequency Considerations: AD7548 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

Feedthrough: The dynamic performance of the AD7548 will depend upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 6 is shown in Figure 9 which minimizes feedthrough from V_{REF} to the output in multiplying applications.




Figure 9. Suggested Layout for AD7548 and Op Amp

For additional information on multiplying DACs refer to "Application Guide to CMOS Multiplying D/A Converters", Publication Number G479-15-8/78, available from Analog Devices.

MICROPROCESSOR INTERFACING

AD7548 – MC6800 INTERFACE

A typical 6800 configuration using the automatic transfer mode of the AD7548 is shown in Figure 10. Table III gives a sample loading routine written in re-entrant form. Data load and store instructions use extended addressing. The 12-bit data to be passed to the subroutine is stored in locations $XXYY$ and $XXYY + 1$. The data is considered right-justified with the four most significant bits occupying the lower half of $XXYY + 1$. The AD7548 is assigned a base address of $PPQQ$. This address selects the low byte register of the AD7548. Address $PPQQ + 1$ selects both the high byte register and the \overline{LDAC} control input.




Figure 10. AD7548 – MC6800 Interface (Automatic Transfer Mode)

WWZZ	JSR	WWZZ	Jump to AD7548 subroutine
	PSH A		Push A onto stack
	TPA		
	PSHA		Push CCR onto stack
	LDA A	\$XXYY	
	STA A	\$PPQQ	Load low byte to AD7548
	LDA A	\$XXYY + 1	
	STA A	\$PPQQ + 1	Load high byte to AD7548 and update analog output
	PULA		
	TAP		Pull CCR from stack
	PULA		Pull A from stack
	RTS		Return to main program

Table III. Sample Routine for AD7548 – MC6800 Interface

AD7548 – 8085A INTERFACE

Figure 11 shows a typical AD7548 to 8085A microprocessor interface configured for automatic transfer of 8 + 4-bit right-justified data. Table IV gives a sample loading routine written in re-entrant form. The 12-bit data to be passed to the subroutine is stored in locations $XXYY$ and $XXYY + 1$. The four most significant data bits occupy the lower half of $XXYY + 1$. As before, addresses $PPQQ$ and $PPQQ + 1$ select the \overline{CSLSB} and $\overline{CSMSB}/\overline{LDAC}$ control inputs respectively. Since only two instructions (LHLD, SHLD) are required to both fetch and load the 12-bit data word to the AD7548, it may be more efficient to insert these instructions as required in the main program rather than use a subroutine such as illustrated here.




Figure 11. AD7548 – 8085A Interface (Automatic Transfer Mode)

7548	CALL	7548	
	PUSH	PSW	Push register contents onto stack
	PUSH	H	
	LHLD	XXYY	Fetch 12-bit data
	SHLD	PPQQ	Load 12-bit data
	POP	H	Pop register contents from stack
	POP	PSW	
	RET		Return to main program

Table IV. Sample Routine for AD7548 – 8085A Interface

AD7548 – MC6809 INTERFACE

The AD7548 can be interfaced to the MC6809 microprocessor as shown in Figure 12 for automatic transfer of 8 + 4-bit data. Similar to the 8085A instructions LHL and SHLD, the 6809 has two instructions to fetch and store 12-bit (16-bit) data to the AD7548, LDD and STD. However, in the 6809, the high byte of data is moved first, then the low byte (this is the opposite of the 8085A). This means that if the 12-bit data is assumed to reside at addresses XYYY and XYYY + 1 then XYYY must contain the high byte. It also means that the address decoding logic of Figure 11 must be slightly changed so that the even-order

AD7548 address, PPQQ from before, selects the CSMSB input to load the high byte first. In this automatic transfer configuration LDAC is tied to the CSLSB input. The AD7548 analog output can thus be updated using only two instructions as follows:

```
LDD  $XXYY
STD  $PPQQ
```

The strobed transfer configuration is shown in Figure 13 with a dedicated decoder output assigned to each chip select input. The common LDAC signal allows simultaneous update of both AD7548 DAC registers.




Figure 12. AD7548 – MC6809 Interface (Automatic Transfer Mode)




Figure 13. AD7548 – MC6809 Interface (Strobed Transfer Mode)

AD7548 – 6502 INTERFACE

Figure 14 shows a typical AD7548 to 6502 microprocessor interface configured for automatic transfer of right-justified data. As a programming example, Figure 15 shows a flow chart for producing a 12-bit (4095-step-max) voltage ramp under 6502 control. Index registers X and Y of the 6502 form a 12-bit counter with the X-register holding the low byte of data and the Y-register the high byte. Table V shows the program listing. The X-register is compared with FF_H and the Y-register with 10_H to determine when the ramp voltage has reached its maximum value (FFF_H). By changing the comparison data in the program the maximum ramp output voltage can be varied from levels corresponding to FFF_H down to 000_H. In the program listing of Table V the AD7548 has been assigned contiguous addresses 0400 (low byte) and 0401 (high byte and DAC register).




Figure 14. AD7548 – 6502 Interface (Automatic Transfer Mode)




Figure 15. Flow Chart for Voltage Ramp Generation

ADDRESS	OP-CODE	MNEMONIC	OPERAND
0000	A0	LDY	# 00
01	00		
02	A2	LDX	# 00
03	00		
04	4C	JMP	0008
05	08		
06	00		
07	E8	INX	
08	8E	STX	0400
09	00		
0A	04		
0B	8C	STY	0401
0C	01		
0D	04		
0E	E0	CPX	# FF
0F	FF		
10	D0	BNE	0007
11	F5		
12	C8	INY	
13	C0	CPY	# 10
14	10		
15	D0	BNE	0002
16	EB		
17	F0	BEQ	0000
0018	E7		

Table V. Program Listing for Figure 15

AD7548 – Z80 INTERFACE

Figure 16 shows a typical AD7548 to Z80 microprocessor interface configured for automatic transfer of right-justified data. Similar to the 8085A and 6809 cases, 16-bit load instructions are available in the Z80 which can fetch and load 12-bit data to the AD7548. Since the low byte of data is moved first and assuming the 12-bit data resides at addresses $XXYY$ and $XXYY + 1$, address $XXYY$ must contain the low byte. As before, addresses $PPQQ$ and $PPQQ + 1$ select the AD7548 \overline{CSLSB} and $\overline{CSMSB/LDAC}$ control inputs respectively. Choosing the Z80 register pair BC to hold the 12-bit data, the two instructions required to update the AD7548 analog output are as follows:

```
LD BC, (XXYY)
LD (PPQQ), BC
```




Figure 16. AD7548 – Z80 Interface (Automatic Transfer Mode)

FEATURES

- Two Doubled Buffered 12-Bit DACs
- 4-Quadrant Multiplication
- Low Gain Error (3LSBs max)
- DAC Ladder Resistance Matching: 1%
- Space Saving Skinny DIP and Surface Mount Packages
- Latch-Up Proof

APPLICATIONS

- Programmable Filters
- Automatic Test Equipment
- Microcomputer Based Process Control
- Audio Systems
- Programmable Power Supplies
- Synchro Applications

GENERAL DESCRIPTION

The AD7549 is a monolithic dual, 12-bit, current output D/A converter. It is packaged in both 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages. Both DACs provide four quadrant multiplication capabilities with a separate reference input and feedback resistor for each DAC. The monolithic construction ensures excellent thermal tracking and gain error tracking between the two DACs.

The DACs in the AD7549 are each loaded in three 4-bit nibbles. The control logic is designed for easy processor interfacing. Input and DAC register loading is accomplished using address lines A0, A1, A2 and \overline{CS} , \overline{WR} lines. A logic high level on the CLR input clears all registers. Both DACs may be simultaneously updated using the \overline{UPD} input.

The AD7549 is manufactured using the Linear Compatible CMOS (LC²MOS) process. It is speed compatible with most microprocessors and accepts TTL, 74HC or 5V CMOS logic level inputs.

ORDERING INFORMATION¹

Relative Accuracy T_{min} to T_{max}	Full-Scale Error T_{min} to T_{max}	Temperature Range and Package Options ²		
		0 to +70°C	-25°C to +85°C	-55°C to +125°C
± 1 LSB $\pm 1/2$ LSB	± 6 LSB ± 3 LSB	Plastic DIP (N-20)	Hermetic (D-20)	Hermetic (D-20)
		AD7549JN AD7549KN	AD7549AD AD7549BD	AD7549SD AD7549TD
± 1 LSB $\pm 1/2$ LSB	± 6 LSB ± 3 LSB	PLCC ³ (P-20A)		LCCC ⁴ (E-20A)
		AD7549JP AD7549KP		AD7549SE AD7549TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.


Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

AD7549 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- Small package size: the loading structure adopted for the AD7549 enables two 12-Bit DACs to be packaged in either a small 20-pin 0.3" DIP or in 20-terminal surface mount packages.
- DAC to DAC matching: since both DACs are fabricated on the same chip, precise matching and tracking is inherent. This opens up applications which otherwise would not be considered, i.e., Programmable Filters, Audio Systems, etc.

SPECIFICATIONS¹ ($V_{DD} = +15V \pm 5\%$, $V_{REFA} = V_{REFB} = 10V$; $I_{OUTA} = I_{OUTB} = AGND = 0V$. All specifications T_{min} to T_{max} unless otherwise specified)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	12	12	12	12	Bits	All grades guaranteed monotonic over temperature.
Relative Accuracy	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Differential Nonlinearity	± 1	± 1	± 1	± 1	LSB max	
Full Scale Error	± 6	± 3	± 6	± 3	LSB max	
Gain Temperature Coefficient ² ; Δ Gain/ Δ Temperature	± 5	± 5	± 5	± 5	ppm/ $^{\circ}$ C max	Typical value is 1ppm/ $^{\circ}$ C
Output Leakage Current						
I_{OUTA} (Pin 17) + 25 $^{\circ}$ C	20	20	20	20	nA max	DAC A Register loaded with all 0's
T_{min} to T_{max}	150	150	250	250	nA max	
I_{OUTB} (Pin 15) + 25 $^{\circ}$ C	20	20	20	20	nA max	DAC B Register loaded with all 0's
T_{min} to T_{max}	150	150	250	250	nA max	
REFERENCE INPUT						
Input Resistance (Pin 19, Pin 13)	7 18	7 18	7 18	7 18	k Ω min k Ω max	Typical Input Resistance = 11k Ω
V_{REFA}/V_{REFB} Input Resistance Match	± 3	± 2	± 3	± 2	% max	
DIGITAL INPUTS						
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	V min	$V_{IN} = V_{DD}$
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current) + 25 $^{\circ}$ C	± 1	± 1	± 1	± 1	μ A max	
T_{min} to T_{max}	± 10	± 10	± 10	± 10	μ A max	
C_{IN} (Input Capacitance) ³	7	7	7	7	pF max	
POWER SUPPLY						
I_{DD}	5	5	5	5	mA max	

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance only and are not subject to test.

($V_{DD} = +15V$; $V_{REFA} = V_{REFB} = +10V$, $I_{OUTA} = I_{OUTB} = AGND = 0V$, Output Amplifiers are AD644 except where stated)

Parameter	$T_A = +25^{\circ}$ C	$T_A = T_{MIN}, T_{MAX}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	–	μ s max	To 0.01% of full scale range. I_{OUT} load = 100 Ω , $C_{EXT} = 13$ pF. DAC output measured from falling edge of WR. Typical value of Settling Time is 0.8 μ s.
Digital-to-Analog Glitch Impulse	10	–	nV-sec typ	Measured with $V_{REFA} = V_{REFB} = 0V$. I_{OUTA}, I_{OUTB} load = 100 Ω , $C_{EXT} = 13$ pF. DAC registers alternately loaded with all 0's and all 1's.
AC Feedthrough⁴				
V_{REFA} to I_{OUTA}	– 70	– 65	dB max	$V_{REFA}, V_{REFB} = 20V$ p-p 10kHz sine wave. DAC registers loaded with all 0s.
V_{REFB} to I_{OUTB}	– 70	– 65	dB max	
Power Supply Rejection Δ Gain/ ΔV_{DD}	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance				
C_{OUTA}	80	80	pF max	DAC A, DAC B loaded with all 0's.
C_{OUTB}	80	80	pF max	
C_{OUTA}	160	160	pF max	DAC A, DAC B loaded with all 1's.
C_{OUTB}	160	160	pF max	
Channel-to-Channel Isolation				
V_{REFA} to I_{OUTB}	– 62	–	dB typ	$V_{REFA} = 20V$ p-p 100kHz sine wave, $V_{REFB} = 0V$ $V_{REFB} = 20V$ p-p 100kHz sine wave, $V_{REFA} = 0V$
V_{REFB} to I_{OUTA}	– 62	–	dB typ	
Digital Crosstalk	10	–	nV-sec typ	Measured for a Code Transition of all 0's to all 1's
Output Noise Voltage Density (10Hz–100kHz)	15	–	nV/ \sqrt{Hz} typ	Measured between R_{FBA} and I_{OUTA} or R_{FBB} and I_{OUTB}
Harmonic Distortion	– 90	–	dB typ	$V_{IN} = 6V$ rms 1kHz

NOTES

¹Temperature range as follows: J, K Versions; 0 to +70 $^{\circ}$ C
A, B Versions; –25 $^{\circ}$ C to +85 $^{\circ}$ C
S, T Versions; –55 $^{\circ}$ C to +125 $^{\circ}$ C

²At $V_{DD} = 5V$, the device is fully functional with degraded performance.

³Guaranteed by Product Assurance testing

⁴Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.


Specifications subject to change without notice.

TIMING CHARACTERISTICS¹

($V_{DD} = +15V$, $V_{REFA} = V_{REFB} = +10V$, $I_{OUTA} = I_{OUTB} = AGND = 0V$ unless otherwise stated)

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = 0$ to $+70^\circ C$ $T_A = -25^\circ C$ to $+85^\circ C$	Limit at $T_A = -55^\circ C$ to $+125^\circ C$	Units	Test Conditions/Comments
t_1	50	80	110	ns min	Address Valid to Write Setup Time
t_2	0	0	0	ns min	Address Valid to Write Hold Time
t_3	150	190	240	ns min	Data Setup Time
t_4	0	0	0	ns min	Data Hold Time
t_5	20	20	20	ns min	Chip Select or Update to Write Setup Time
t_6	0	0	0	ns min	Chip Select or Update to Write Hold Time
t_7	170	200	250	ns min	Write Pulse Width
t_8	170	200	250	ns min	Clear Pulse Width

Specifications subject to change without notice.



NOTES

1. All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. $t_r = t_f = 20ns$.
2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$

Figure 1. Timing Diagram for AD7549

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise noted)

V_{DD} (Pin 20) to DGND	-0.3V, +17V
V_{REFA} , V_{REFB} (Pins 19, 13) to AGND	$\pm 25V$
V_{REFBA} , V_{REFBB} (Pins 18, 14) to AGND	$\pm 25V$
Digital Input Voltage (Pins 1-11) to DGND	-0.3V, $V_{DD} + 0.3V$
V_{PIN15} , V_{PIN17} to DGND	-0.3V, $V_{DD} + 0.3V$
AGND to DGND	-0.3V, $V_{DD} + 0.3V$
Power Dissipation (Any Package) To +75°C	450mW
Derates above +75°C	6mW/°C

Operating Temperature Range

Commercial (J, K Versions)	0 to +70°C
Industrial (A, B Versions)	-25°C to +85°C
Extended (S, T Versions)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full scale error and is normally expressed in Least Significant Bits or as a percentage of full scale reading.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of 1LSB max over the operating temperature range ensures monotonicity.

FULL-SCALE ERROR

Full scale error or gain error is a measure of the output error between an ideal DAC and the actual device output. Full scale error is adjustable to zero.

OUTPUT CAPACITANCE

This is the capacitance from I_{OUTA} or I_{OUTB} to AGND.

DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected into the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with V_{REFA} and V_{REFB} equal to AGND.

OUTPUT LEAKAGE CURRENT

Output Leakage Current is current which appears at I_{OUTA} or I_{OUTB} with the DAC registers loaded to all zeros.

MULTIPLYING FEEDTHROUGH ERROR

This is the error due to capacitive feedthrough from V_{REFA} to I_{OUTA} or V_{REFB} to I_{OUTB} with the DAC registers loaded to all zeros.


CHANNEL-TO-CHANNEL ISOLATION

Channel-to-Channel Isolation refers to the proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.










DIGITAL CROSSTALK

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as Digital Crosstalk and is specified in nV-secs.

PIN CONFIGURATIONS



PIN	FUNCTION	DESCRIPTION
1	DB3	Data Bit 3, Data Bit 7 or Data Bit 11 (MSB)
2	DB2	Data Bit 2, Data Bit 6 or Data Bit 10.
3	DB1	Data Bit 1, Data Bit 5 or Data Bit 9.
4	DB0	Data Bit 0, Data Bit 4 or Data Bit 8.
5	\overline{UPD}	Updates DAC Registers from 4-bit input registers. DAC A and DAC B both updated simultaneously.
6	A2	Address line 2.
7	A1	Address line 1.
8	A0	Address line 0.
9	\overline{CS}	Chip Select Input. Active low.
10	\overline{WR}	Write Input. Active low.
11	CLR	Clear Input. Active High. Clears all registers.
12	DGND	Digital Ground.
13	V_{REFB}	Voltage reference input to DAC B.
14	R_{FBB}	Feedback resistor of DAC B.
15	IOUTB	Current output terminal of DAC B.
16	AGND	Analog ground.
17	IOUTA	Current output terminal of DAC A.
18	R_{FBA}	Feedback resistor of DAC A.
19	V_{REFA}	Voltage reference input to DAC A.
20	V_{DD}	+ 15V supply input.

CLR	\overline{UPD}	\overline{CS}	\overline{WR}	A2	A1	A0	FUNCTION
0	X	X	1	X	X	X	No data transfer.
0	1	1	X	X	X	X	No data transfer.
1	X	X	X	X	X	X	All registers cleared.
0	1	0		0	0	0	DAC A LOW NIBBLE REGISTER loaded from Data Bus.
0	1	0		0	0	1	DAC A MID NIBBLE REGISTER loaded from Data Bus.
0	1	0		0	1	0	DAC A HIGH NIBBLE REGISTER loaded from Data Bus.
0	1	0		0	1	1	DAC A Register loaded from Input Registers.
0	1	0		1	0	0	DAC B LOW NIBBLE REGISTER loaded from Data Bus.
0	1	0		1	0	1	DAC B MID NIBBLE REGISTER loaded from Data Bus.
0	1	0		1	1	0	DAC B HIGH NIBBLE REGISTER loaded from Data Bus.
0	1	0		1	1	1	DAC B Register loaded from Input Registers.
0	0	1		X	X	X	DAC A, DAC B Registers updated simultaneously from Input Registers.

NOTE: X = Don't Care

Table I. AD7549 Truth Table

UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 2 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 2 is given in Table II.

Operational amplifiers A1 and A2 can be in a single package (i.e. AD644) or separate packages (AD544). Capacitors C1 and C2 provide phase compensation to help prevent overshoot and ringing when high speed op-amps are used.

For zero offset adjustment, the appropriate DAC register is loaded with all 0's and amplifier offset adjusted so that V_{OUTA} or V_{OUTB} is at a minimum (i.e. $\leq 120\mu\text{V}$). Full scale trimming is accomplished by loading the DAC register with all 1's and adjusting R1 (R3) so that V_{OUTA} (V_{OUTB}) = $-V_{IN}$ (4095/4096). In fixed reference applications, full scale can also be adjusted by omitting R1, R2, R3, R4 and trimming the reference voltage magnitude.




Figure 2. AD7549 Unipolar Binary Operation

Binary Number in DAC Register		Analog Output, V_{OUTA} or V_{OUTB}
MSB	LSB	
1 1 1 1	1 1 1 1 1 1 1 1	$-V_{IN} \left(\frac{4095}{4096} \right)$
1 0 0 0	0 0 0 0 0 0 0 0	$-V_{IN} \left(\frac{2048}{4096} \right) = -1/2 V_{IN}$
0 0 0 0	0 0 0 0 0 0 0 1	$-V_{IN} \left(\frac{1}{4096} \right)$
0 0 0 0	0 0 0 0 0 0 0 0	0V

Table II. Unipolar Binary Code Table for Circuit of Figure 2

BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 3. Offset binary coding is used.

With the appropriate DAC register loaded to 1000 0000 0000, adjust R1 (R3) so that V_{OUTA} (V_{OUTB}) = 0V. Alternatively, R1, R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, 10) varied for V_{OUTA} (V_{OUTB}) = 0V. Full scale trimming can be accomplished by adjusting the amplitude of V_{IN} or by varying the value of R5 (R8).

Resistors R5, R6, R7 (R8, R9, R10) must be ratio matched to 0.01%. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

The code table for Figure 3 is given in Table III.




Figure 3. Bipolar Operation (Offset Binary Coding)

Binary Number in DAC Register		Analog Output, V_{OUTA} or V_{OUTB}
MSB	LSB	
1 1 1 1	1 1 1 1 1 1 1 1	$+V_{IN} \left(\frac{2047}{2048} \right)$
1 0 0 0	0 0 0 0 0 0 0 1	$+V_{IN} \left(\frac{1}{2048} \right)$
1 0 0 0	0 0 0 0 0 0 0 0	0V
0 1 1 1	1 1 1 1 1 1 1 1	$-V_{IN} \left(\frac{1}{2048} \right)$
0 0 0 0	0 0 0 0 0 0 0 0	$-V_{IN} \left(\frac{2048}{2048} \right)$

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 3

APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 2 and 3 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, depends on V_{OS} where V_{OS} is the amplifier input offset voltage. To maintain monotonic operation, it is recommended that V_{OS} be no greater than $(25 \times 10^{-6}) (V_{REF})$ over the temperature range of operation. Suitable op amps are AD644L, AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset ($50\mu V$) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

Temperature Coefficients: The gain temperature coefficient of the AD7549 has a maximum value of $5\text{ppm}/^\circ\text{C}$ and typical value of $1\text{ppm}/^\circ\text{C}$. This corresponds to worst case gain shifts of 2LSBs and 0.4LSBs respectively over a 100°C temperature range. When trim resistors R1(R3) and R2(R4) are used to adjust full scale range, the temperature coefficient of R1(R3) and R2(R4) should also be taken into account.

High Frequency Considerations: AD7549 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

Feedthrough: The dynamic performance of the AD7549 depends upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 2 is shown in Figure 4 which minimizes feedthrough from V_{REFA} , V_{REFB} to the output in multiplying applications.




Figure 4. Suggested Layout for AD7549 with AD644 (Dual Op Amp)

AD7549 – 8085A INTERFACE

A typical interface circuit for the AD7549 and the 8085A microprocessor is given in Figure 5. Only the bottom 4 bits of the microprocessor data bus are used. The address decoder provides both the \overline{CS} and \overline{UPD} signals for the DAC. Address lines A0, A1, A2 select one of six DAC Input Registers for accepting data. In applications where simultaneous loading of the DACs is required then the \overline{UPD} pin must be used to strobe both DAC registers. Otherwise, \overline{UPD} may be tied high and address lines A0-A2, in conjunction with \overline{CS} and \overline{WR} signals, will select each DAC register separately (see Pin Function Description).




Figure 5. AD7549-8085A Interface

AD7549 – Z80 INTERFACE

Figure 6 shows the AD7549 connected to the Z80 microprocessor. The interface structure is similar to that for the 8085A.





Figure 6. AD7549-Z80 Interface

AD7549 – 8048 INTERFACE

The AD7549 can be interfaced to the 8048 single component microcomputer using the circuit of Figure 7. A minimum number of I/O lines are needed. The system is easily expanded by using extra port lines to provide Chip Selects for more AD7549's. The advantage of this interface lies in its simplicity. In either single or multiple DAC applications both the software and chip select decoding are simplified over what would be required if the devices were memory mapped in a conventional manner.




*LINEAR CIRCUITRY OMITTED FOR CLARITY

Figure 7. AD7549-8048 Interface

The combination of 8048 system and AD7549 is particularly suitable for dedicated control applications. By adding reference and output circuitry a complete control system can be configured with a minimum number of components.

AD7549 – MC6809 INTERFACE

Figure 8 is the interface circuit for the popular MC6809 8-bit microprocessor. \overline{CS} and \overline{UPD} signals are decoded from the address for the simultaneous update facility while the \overline{WR} pulse is provided by inverting the microprocessor clock, E.



*LINEAR CIRCUITRY OMITTED FOR CLARITY

Figure 8. AD7549-MC6809 Interface

AD7628


FEATURES

- On-Chip Latches for Both DACs
- +12V to +15V Operation
- DACs Matched to 1%
- Four Quadrant Multiplication
- TTL/CMOS Compatible from +12V to +15V
- Latch Free (Protection Schottkys not Required)

APPLICATIONS

- Disk Drives
- Programmable Filters
- X-Y Graphics
- Gain/Attenuation

AD7628 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The AD7628 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7628's load cycle is similar to the write cycle of a random access memory, and the device is bus compatible with most 8-bit microprocessors, including 6502, 6809, 8085, Z80.

The device operates from a +12V to +15V power supply and is TTL-compatible over this range. Power dissipation is a low 20mW.


Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

PRODUCT HIGHLIGHTS


- DAC to DAC matching:** since both of the AD7628 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7628's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size:** combining the inputs to the on-chip DAC latches into a common data bus and adding a DAC A/DAC B select line has allowed the AD7628 to be packaged in either a small 20-pin 0.3" wide DIP or in 20-terminal surface mount packages.
- TTL-Compatibility:** All digital inputs are TTL-compatible over a +12V to +15V power supply range.

PIN CONFIGURATIONS


DIP



LCCC



PLCC



SPECIFICATIONS $V_{DD} = +10.8V$ to $+15.75V$, ($V_{REF A} = V_{REF B} = +10V$; OUT A = OUT B = 0V unless otherwise specified)

Parameter	$T_A = +25^\circ C^1$	$T_A = 0$ to $+70^\circ C$ $-25^\circ C$ to $+85^\circ C^1$	$T_A = -55^\circ C$ to $+125^\circ C^1$	Units	Test Conditions/Comments
STATIC PERFORMANCE²					
Resolution	8	8	8	Bits	
Relative Accuracy	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	This is an Endpoint Linearity Specification
Differential Nonlinearity	± 1	± 1	± 1	LSB max	All Grades Guaranteed Monotonic Over Full Operating Temperature Range
Gain Error	± 2	± 3	± 3	LSB max	Measured Using Internal RFB A and RFB B. Both DAC Latches Loaded with 11111111. Gain Error is Adjustable Using Circuits of Figures 1 and 2.
Gain Temperature Coefficient ³ Δ Gain/ Δ Temperature	–	± 0.0035	± 0.0035	%/°C max	
Output Leakage Current OUT A (Pin 2)	± 50	± 200	± 200	nA max	DAC Latches Loaded with 00000000
OUT B (Pin 20)	± 50	± 200	± 200	nA max	
Input Resistance ($V_{REF A}$, $V_{REF B}$)	8	8	8	k Ω min	Input Resistance TC = – 300ppm/°C, Typical
	15	15	15	k Ω max	Input Resistance is 11k Ω
$V_{REF A}$ / $V_{REF B}$ Input Resistance Match	± 1	± 1	± 1	% max	
DIGITAL INPUTS⁴					
Input High Voltage V_{IH}	2.4	2.4	2.4	V min	
Input Low Voltage V_{IL}	0.8	0.8	0.8	V max	
Input Current I_{IN}	± 1	± 10	± 10	μA max	$V_{IN} = 0$ or V_{DD}
Input Capacitance DB0-DB7	10	10	10	pF max	
WR, CS, DAC A/DAC B	15	15	15	pF max	
SWITCHING CHARACTERISTICS³					
See Timing Diagram					
Chip Select to Write Set Up Time t_{CS}	160	160	210	ns min	
Chip Select to Write Hold Time t_{CH}	10	10	10	ns min	
DAC Select to Write Set Up Time t_{AS}	160	160	210	ns min	
DAC Select to Write Hold Time t_{AH}	10	10	10	ns min	
Data Valid to Write Set Up Time t_{DS}	160	160	210	ns min	
Data Valid to Write Hold Time t_{DH}	10	10	10	ns min	
Write Pulse Width t_{WR}	150	170	210	ns min	
POWER SUPPLY					
I_{DD} , K Grade	2	2	–	mA	All Digital Inputs V_{IL} or V_{IH}
B, T Grades	2	2.5	2.5	mA	All Digital Inputs V_{IL} or V_{IH}
All Grades	100	500	500	μA	All Digital Inputs 0V or V_{DD}

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance only and are not subject to test.

$V_{DD} = +10.8V$ to $+15.75V$. (Measured Using Recommended P.C. Board Layout and AD644 as Output Amplifiers)

Parameter	$T_A = +25^\circ C^1$	$T_A = 0$ to $+70^\circ C$ $-25^\circ C$ to $+85^\circ C^1$	$T_A = -55^\circ C$ to $+125^\circ C^1$	Units	Test Conditions/Comments
DC SUPPLY REJECTION (Δ Gain/ Δ V_{DD})	0.01	0.02	0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
CURRENT SETTLING TIME	350	400	400	ns max	To 1/2LSB. Out A/Out B load = 100 Ω . WR = CS = 0V. DB0-DB7 = 0V to V_{DD} or V_{DD} to 0V
DIGITAL-TO-ANALOG GLITCH IMPULSE					
	330	–	–	nV sec typ	For Code Transition 00000000 to 11111111
OUTPUT CAPACITANCE					
C _{OUT A}	25	25	25	pF max	DAC Latches Loaded with 00000000
C _{OUT B}	25	25	25	pF max	
C _{OUT A}	60	60	60	pF max	DAC Latches Loaded with 11111111
C _{OUT B}	60	60	60	pF max	
AC FEEDTHROUGH					
$V_{REF A}$ to OUT A	–70	–65	–65	dB max	$V_{REF A}$, $V_{REF B} = 20V$ p-p Sine Wave
$V_{REF B}$ to OUT B	–70	–65	–65	dB max	@ 10kHz
CHANNEL-TO-CHANNEL ISOLATION					
$V_{REF A}$ to OUT B	–80	–	–	dB typ	Both DAC Latches Loaded with 11111111. $V_{REF A} = 20V$ p-p Sine Wave @ 10kHz $V_{REF B} = 0V$
$V_{REF B}$ to OUT A	–80	–	–	dB typ	$V_{REF B} = 20V$ p-p Sine Wave @ 10kHz $V_{REF A} = 0V$
DIGITAL CROSSTALK	60	–	–	nV sec typ	Measured for Code Transition 00000000 to 11111111
HARMONIC DISTORTION	–85	–	–	dB typ	$V_{IN} = 6V$ rms @ 1kHz

NOTES

¹Temperature Ranges are K Version: 0 to $+70^\circ C$
B Version: $-25^\circ C$ to $+85^\circ C$
T Version: $-55^\circ C$ to $+125^\circ C$

²Specification applies to both DACs in AD7628.

³Guaranteed by design but not production tested.

⁴Logic inputs are MOS Gates. Typical input current ($+25^\circ C$) is less than 1nA.

Specifications subject to change without notice.

INTERFACE LOGIC INFORMATION

DAC Selection:

Both DAC latches share a common 8-bit input port. The control input DAC A/DAC B selects which DAC can accept data from the input port.

Mode Selection:

Inputs \overline{CS} and \overline{WR} control the operating mode of the selected DAC. See Mode Selection Table below.

Write Mode:

When \overline{CS} and \overline{WR} are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7.

Hold Mode:


The selected DAC latch retains the data which was present on DB0-DB7 just prior to \overline{CS} or \overline{WR} assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DACA/ DACB	\overline{CS}	\overline{WR}	DACA	DACB
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD

L = Low State H = High State X = Don't Care

Mode Selection Table

WRITE CYCLE TIMING DIAGRAM



NOTES:

1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V_{DD} .
 $V_{DD} = +10.8V$ TO $+15.75V$, $t_r = t_f = 20ns$.

2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$

ABSOLUTE MAXIMUM RATINGS

($T_A = +25^\circ C$ unless otherwise noted)

V_{DD} to AGND	0V, +17V
V_{DD} to DGND	0V, +17V
AGND to DGND	$V_{DD} + 0.3V$
DGND to AGND	$V_{DD} + 0.3V$
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{PIN2} , V_{PIN20} to AGND	-0.3V, $V_{DD} + 0.3V$
$V_{REF A}$, $V_{REF B}$ to AGND	$\pm 25V$
$V_{RFB A}$, $V_{RFB B}$ to AGND	$\pm 25V$
Power Dissipation (Any Package) to $+75^\circ C$	450mW
Derates above $+75^\circ C$ by	6mW/ $^\circ C$

Operating Temperature Range

Commercial (K) Grades	0 to $+70^\circ C$
Industrial (B) Grades	$-25^\circ C$ to $+85^\circ C$
Extended (T) Grades	$-55^\circ C$ to $+125^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10 secs.)	$+300^\circ C$

CAUTION:

- ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- Do not insert this device into powered sockets. Remove power before insertion or removal.

ORDERING INFORMATION¹

Relative Accuracy	Gain Error $T_A = +25^\circ C$	Temperature Range and Package Options ²		
		0 to $+70^\circ C$	$-25^\circ C$ to $+85^\circ C$	$-55^\circ C$ to $+125^\circ C$
$\pm 1/2LSB$	$\pm 2LSB$	Plastic DIP (N-20)	Hermetic (Q-20)	Hermetic (Q-20)
		AD7628KN	AD7628BQ	AD7628TQ
$\pm 1/2LSB$	$\pm 2LSB$	PLCC ³ (P-20A)		LCCC ⁴ (E-20A)
		AD7628KP		AD7628TE

NOTES


¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.


⁴LCCC: Leadless Ceramic Chip Carrier.

Applying The AD7628



NOTES:
¹R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
 SEE TABLE 3 FOR RECOMMENDED VALUES.
²C1, C2 PHASE COMPENSATION (10pF-15pF) IS REQUIRED WHEN USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR OSCILLATION.

Figure 1. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table I.



NOTES:
¹R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
 SEE TABLE 3 FOR RECOMMENDED VALUES.
 ADJUST R1 FOR V_OUT A = 0V WITH CODE 10000000 IN DAC A LATCH.
 ADJUST R3 FOR V_OUT B = 0V WITH CODE 10000000 IN DAC B LATCH.
²MATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAIRS R6, R7 AND R9, R10.
³C1, C2 PHASE COMPENSATION (10pF-15pF) MAY BE REQUIRED IF A1/A3 IS A HIGH-SPEED AMPLIFIER.

Figure 2. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.

DAC Latch Contents		Analog Output (DAC A or DAC B)
MSB	LSB	
1	11111111	$-V_{IN} \left(\frac{255}{256} \right)$
1	00000001	$-V_{IN} \left(\frac{129}{256} \right)$
1	00000000	$-V_{IN} \left(\frac{128}{256} \right) = -\frac{V_{IN}}{2}$
0	11111111	$-V_{IN} \left(\frac{127}{256} \right)$
0	00000001	$-V_{IN} \left(\frac{1}{256} \right)$
0	00000000	$-V_{IN} \left(\frac{0}{256} \right) = 0$

Note: 1LSB = $(2^{-8})(V_{IN}) = \frac{1}{256}(V_{IN})$

Table I. Unipolar Binary Code Table

DAC Latch Contents		Analog Output (DAC A or DAC B)
MSB	LSB	
1	11111111	$+V_{IN} \left(\frac{127}{128} \right)$
1	00000001	$+V_{IN} \left(\frac{1}{128} \right)$
1	00000000	0
0	11111111	$-V_{IN} \left(\frac{1}{128} \right)$
0	00000001	$-V_{IN} \left(\frac{127}{128} \right)$
0	00000000	$-V_{IN} \left(\frac{128}{128} \right)$

Note: 1LSB = $(2^{-7})(V_{IN}) = \frac{1}{128}(V_{IN})$

Table II. Bipolar (Offset Binary) Code Table

Trim Resistor	K/B/T
R1;R3	500
R2;R4	150

Table III. Recommended Trim Resistor Values

AD7845


FEATURES

- 12-Bit CMOS MDAC with Output Amplifier
- 4-Quadrant Multiplication
- Guaranteed Monotonic (T_{min} to T_{max})
- Space-Saving 0.3", 24-Pin Package
- Application Resistors On Chip for Gain Ranging, etc.
- Low Power LC²MOS

APPLICATIONS

- Automatic Test Equipment
- Digital Attenuators
- Programmable Power Supplies
- Programmable Gain Amplifiers
- Digital-to-4-20mA Converters

AD7845 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The AD7845 is the industry's first 4-quadrant multiplying D/A converter with an on-chip amplifier. It is fabricated on the LC²MOS process, which allows precision linear components and digital circuitry to be implemented on the same chip.

The device is housed in a narrow 0.3", 24-pin package. The 12 data inputs drive latches which are controlled by standard CS and WR signals, making microprocessor interfacing simple. For stand-alone operation, the CS and WR inputs can be tied to ground, making all latches transparent. All digital inputs are TTL and 5V CMOS compatible.


The output amplifier can supply $\pm 10V$ into a 2k Ω load. It is internally compensated and its input offset voltage is low due to laser-trimming at wafer level. For normal operation, R_{F_B} is tied to V_{OUT}, but the user may alternatively choose R_A, R_B or R_C to scale the output voltage range.

PRODUCT HIGHLIGHTS


- Voltage Output Multiplying DAC:**
The AD7845 is the first DAC which has a full 4-Quadrant multiplying capability and an output amplifier on-chip. All specifications include amplifier performance.
- Matched Application Resistors:**
Three application resistors provide an easy facility for gain ranging, voltage offsetting, etc.
- Space Saving:**
The AD7845 saves space in two ways. The integration of the output amplifier on-chip means that chip count is reduced. The part is housed in a new 24-pin, 0.3" package which takes up half the space of the old 24-pin double DIP package.
- Low Leakage:**
The AD7845 DAC exhibits very low output leakage current over the full temperature range. This results in improved zero code offset error and gain error specifications.

PIN CONFIGURATIONS

DIP




LCCC



*NC = NO CONNECT

PLCC



*NC = NO CONNECT

SPECIFICATIONS¹ ($V_{DD} = +15V, \pm 5\%, V_{SS} = -15V, \pm 5\%, V_{REF} = +10V, AGND = DGND = 0V, V_{OUT}$ connected to R_{FB} , V_{OUT} load = $2k\Omega, 100pF$. All specifications T_{min} to T_{max} unless otherwise stated).

Parameter	J, A Version	K, B Version	L, C Version	S Version	T Version	U Version	Units	Test Conditions/Comments
ACCURACY								
Resolution	12	12	12	12	12	12	Bits	1LSB = $\frac{V_{REF}}{2^{12}} = 2.4mV$
Relative Accuracy								
at +25°C	±2	±1	±1/2	±2	±1	±1/2	LSB max	All grades are guaranteed monotonic over temperature
T_{min} to T_{max}	±3	±2	±1	±3	±2	±1	LSB max	
Differential Nonlinearity	±1	±1	±1	±1	±1	±1	LSB max	
Zero Code Offset Error								
at +25°C	±4	±2	±1	±4	±2	±1	mV max	
T_{min} to T_{max}	±8	±4	±4	±8	±4	±4	mV max	
Offset Temperature Coefficient; (Δ Offset/ Δ Temperature) ²	±20	±20	±20	±20	±20	±20	$\mu V/^\circ C$ typ	
Gain Error								
at +25°C	±12	±6	±3	±12	±6	±3	LSB max	R_{FB}, V_{OUT} connected. R_C, V_{OUT} connected, $V_{REF} = +5V$ R_B, V_{OUT} connected, $V_{REF} = +5V$ R_A, V_{OUT} connected, $V_{REF} = 2.5V$
T_{min} to T_{max}	±12	±9	±6	±12	±9	±6	LSB max	
at +25°C	±12	±9	±6	±12	±9	±6	LSB max	
T_{min} to T_{max}	±20	±10	±8	±20	±10	±8	LSB max	
Gain Temperature Coefficient; (Δ Gain/ Δ Temperature) ²	±5	±5	±5	±5	±5	±5	ppm of FSR/ $^\circ C$ typ	
REFERENCE INPUT								
Input Resistance, Pin 17	8	8	8	8	8	8	k Ω min	Typical input resistance = 12k Ω
	16	16	16	16	16	16	k Ω max	
APPLICATION RESISTOR MATCHING	0.1	0.1	0.1	0.1	0.1	0.1	% max	Matching between R_A, R_B, R_C
DIGITAL INPUTS								
V_{IH} (Input High Voltage)	2.4	2.4	2.4	2.4	2.4	2.4	V min	Digital Inputs at 0V and V_{DD}
V_{IL} (Input Low Voltage)	0.8	0.8	0.8	0.8	0.8	0.8	V max	
I_{IN} (Input Current)	±1	±1	±1	±1	±1	±1	μA max	
C_{IN} (Input Capacitance) ²	7	7	7	7	7	7	pF max	
POWER SUPPLY⁴								
V_{DD} Range	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	V min/V max	
V_{SS} Range	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	V min/V max	
Power Supply Rejection								
Δ Gain/ ΔV_{DD}	±0.2	±0.2	±0.2	±0.2	±0.2	±0.2	% per % max	$V_{DD} = 15V \pm 5\%, V_{REF} = -10V$ $V_{SS} = -15V \pm 5\%$
Δ Gain/ ΔV_{SS}	±0.2	±0.2	±0.2	±0.2	±0.2	±0.2	% per % max	
I_{DD}	10	10	10	10	10	10	mA max	V_{OUT} unloaded.
I_{SS}	6	6	6	6	6	6	mA max	V_{OUT} unloaded.
A.C. PERFORMANCE CHARACTERISTICS								
These characteristics are included for Design Guidance and are not subject to test.								
DYNAMIC PERFORMANCE								
Output Voltage Settling Time	5	5	5	5	5	5	μs max	To 0.01% of full-scale range. V_{OUT} load = $2k\Omega, 100pF$. DAC register alternately loaded with all 0s and all 1s.
Slew Rate	5	5	5	5	5	5	V/ μs typ	V_{OUT} load = $2k\Omega, 100pF$. Measured with $V_{REF} = 0V$. DAC register alternately loaded with all 0s and all 1s.
Digital-to-Analog Glitch Impulse	1000	1000	1000	1000	1000	1000	nV-s typ	
Multiplying Feedthrough Error	5	5	5	5	5	5	mVp-p typ	$V_{REF} = \pm 10V, 10kHz$ sine wave DAC register loaded with all 0s. At $T_A = 25^\circ C$, error is 3mVp-p typ
Unity Gain Small Signal Bandwidth	500	500	500	500	500	500	kHz typ	V_{OUT}, R_{FB} connected. DAC loaded with all 1s. $V_{REF} = 100mV$ pk-pk sine wave.
Full Power Bandwidth	50	50	50	50	50	50	kHz typ	V_{OUT}, R_{FB} connected. DAC loaded with all 1s. $V_{REF} = 20V$ pk-pk sine wave. $R_L = 2k\Omega$.
Total Harmonic Distortion	-80	-80	-80	-80	-80	-80	dB typ	$V_{REF} = 6V$ rms, 1kHz sine wave.
OUTPUT CHARACTERISTICS								
Open Loop Gain	100	100	100	100	100	100	dB min	V_{OUT}, R_{FB} not connected $V_{OUT} = \pm 10V, R_L = 2k\Omega$ $R_L = 2k\Omega, C_L = 100pF$
Output Voltage Swing	±10	±10	±10	±10	±10	±10	V min	
Output Resistance	0.5	0.5	0.5	0.5	0.5	0.5	Ω typ	R_{FB}, V_{OUT} connected, V_{OUT} shorted to AGND Includes noise due to output amplifier and Johnson Noise of R_{FB}
Short Circuit Current	15	15	15	15	15	15	mA typ	
Output Noise Voltage (0.1Hz to 10Hz)	2	2	2	2	2	2	μV pk-pk typ	
f = 10Hz	50	50	50	50	50	50	nV/ \sqrt{Hz} typ	
f = 100Hz	50	50	50	50	50	50	nV/ \sqrt{Hz} typ	
f = 1kHz	50	50	50	50	50	50	nV/ \sqrt{Hz} typ	
f = 10kHz	50	50	50	50	50	50	nV/ \sqrt{Hz} typ	
f = 100kHz	50	50	50	50	50	50	nV/ \sqrt{Hz} typ	

NOTES

¹Temperature Ranges are as follows: J, K, L Versions: 0 to +70°C
A, B, C Versions: -25°C to +85°C
S, T, U Versions: -55°C to +125°C

²Sample tested to ensure compliance.


³The metal lid on the ceramic package is connected to Pin 12 (DGND).

⁴With a power supply of $\pm 12V$, the device is functional with degraded specifications.

TIMING CHARACTERISTICS $(V_{DD} = +15V, \pm 5\%, V_{SS} = -15V, \pm 5\%, V_{REF} = +10V, AGND = DGND = 0V)$

Parameter	Limit at $T_A = +25^\circ\text{C}$	Limit at		Units	Test Conditions/Comments
		$T_A = 0$ to $+70^\circ\text{C}$ $T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$	$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$		
t_1	120	120	150	ns min	Chip Select to Write Setup Time
t_2	0	0	0	ns min	Chip Select to Write Hold Time
t_3	120	120	150	ns min	Write Pulse Width
t_4	100	100	120	ns min	Data Setup Time
t_5	10	10	20	ns min	Data Hold Time

Specifications subject to change without notice



NOTES

- All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% to 90% of +5V. $t_R = t_F = 20\text{ns}$.
- TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$.

Figure 1. AD7845 Timing Diagram

ORDERING INFORMATION^{1,2}

Relative Accuracy $+25^\circ\text{C}$	Temperature Range and Package Options ³		
	0 to $+70^\circ\text{C}$	-25°C to $+85^\circ\text{C}$	-55°C to $+125^\circ\text{C}$
$\pm 2\text{LSB}$	Plastic DIP (N-24)	Hermetic DIP (Q-24)	Hermetic DIP (Q-24)
$\pm 1\text{LSB}$	AD7845JN	AD7845AQ	AD7845SQ
$\pm 1/2\text{LSB}$	AD7845KN	AD7845BQ	AD7845TQ
	AD7845LN	AD7845CQ	AD7845UQ
	PLCC (P-28A)		LCCC (E-28A)
$\pm 2\text{LSB}$	AD7845JP		AD7845SE
$\pm 1\text{LSB}$	AD7845KP		AD7845TE
$\pm 1/2\text{LSB}$	AD7845LP		AD7845UE

NOTES

- To order Military Standard 883, Class B processed parts add /883B to part number.
- Analog Devices reserves the right to ship either ceramic (package outline D-24) or cerdip (package outline Q-24) hermetic packages.
- See Section 13 for package outline information.

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise stated)

V_{DD} to DGND	$-0.3V, +17V$
V_{SS} to DGND	$+0.3V, -17V$
V_{REF} to AGND	$\pm 25V$
V_{RFB} to AGND	$\pm 25V$
V_{RA} to AGND	$\pm 25V$
V_{RB} to AGND	$\pm 25V$
V_{RC} to AGND	$\pm 25V$
V_{OUT} to AGND ¹	$\pm 25V$
AGND to DGND	$-0.3V, V_{DD}$
Digital Input Voltage to DGND	$-0.3V, V_{DD}$
Power Dissipation (Any Package)	
To $+75^\circ\text{C}$	650mW
Derates above $+75^\circ\text{C}$	10mW/ $^\circ\text{C}$

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

Operating Temperature Range

Commercial (J, K, L Versions)	0 to $+70^\circ\text{C}$
Industrial (A, B, C Versions)	-25°C to $+85^\circ\text{C}$
Extended (S, T, U Versions)	-55°C to $+125^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10sec)	$+300^\circ\text{C}$

NOTE

¹ V_{OUT} may be shorted to AGND provided that the power dissipation of the package is not exceeded.

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



UNIPOLAR BINARY OPERATION

Figure 2 shows the circuit diagram with the AD7845 connected for unipolar binary operation. When V_{IN} is an ac signal the circuit performs 2-quadrant multiplication. The code table for Figure 2 is given in Table I.




Figure 2. Unipolar Binary Operation

Binary Number In DAC Register			Analog Output, V_{OUT}
MSB	LSB		
1111	1111	1111	$-V_{IN} \left(\frac{4095}{4096} \right)$
1000	0000	0000	$-V_{IN} \left(\frac{2048}{4096} \right) = -1/2 V_{IN}$
0000	0000	0001	$-V_{IN} \left(\frac{1}{4096} \right)$
0000	0000	0000	0V

Table I. Unipolar Binary Code Table for AD7845

OFFSET AND GAIN ADJUSTMENT FOR FIGURE 2

Zero Offset Adjustment

1. Load DAC with all 0s.
2. Trim R3 until $V_{OUT} = 0V$.

Gain Adjustment

1. Load DAC with all 1s.
2. Trim R1 so that $V_{OUT} = -V_{IN} \frac{4095}{4096}$

In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude. For high temperature applications, resistors and potentiometers should have a low Temperature Coefficient.

BIPOLAR OPERATION

(4-QUADRANT MULTIPLICATION)

The recommended circuit for bipolar operation is shown in Figure 3. Offset binary coding is used.

The offset specification of this circuit is determined by the matching of internal resistors R_B and R_C and by the zero code offset error of the device. Gain error may be adjusted by varying the ratio of R1 and R2.

To use this circuit without trimming and keep within the Gain Error specifications, resistors R1 and R2 should be ratio matched to 0.01%.

The code table for Figure 3 is given in Table II.




Figure 3. Bipolar Offset Binary Operation

Binary Number In DAC Register			Analog Output, V_{OUT}
MSB	LSB		
1111	1111	1111	$+V_{IN} \left(\frac{2047}{2048} \right)$
1000	0000	0001	$+V_{IN} \left(\frac{1}{2048} \right)$
1000	0000	0000	0V
0111	1111	1111	$-V_{IN} \left(\frac{1}{2048} \right)$
0000	0000	0000	$-V_{IN} \left(\frac{2048}{2048} \right) = -V_{IN}$

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 3.


FEATURES

Update Rates to 125MHz
Low Glitch Energy
Complete Composite Inputs
On-Chip Reference Voltage
Single -5.2V Power Supply

APPLICATIONS

Raster Scan Displays
Color Graphics
Automated Test Equipment
TV Video Reconstruction

AD9700 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD9700 digital-to-analog converter is a monolithic device capable of accepting eight bits of digital data at update rates as high as 125MHz. On-chip registers on the data lines help minimize "glitches" in the output signal.

Incorporating the AD9700 into system designs is eased by its blanking, sync, 10% brightness, and reference white control signals. An on-board reference eliminates the need for external circuits, making it considerably easier to design the AD9700 into high-speed applications than it is for converters which do not have this feature.

The unit is housed in a 22-pin package; operates from a single -5.2V power supply; and dissipates only 650mW, making this the smallest, lowest power D/A converter available to design engineers who need true "graphics ready" converters for raster scan, color graphics, and other high-speed systems.

This device is a natural extension of the Analog Devices advanced technology that produced the first hybrid converters which included composite capabilities. Like the earlier HDG-Series D/A converters, the AD9700 is designed to have general output compatibility with EIA Standards RS-170 and RS-343.

Five versions of the AD9700 are available. The AD9700BW (non-hermetic) and AD9700BD (hermetic) are DIP units operating over a temperature range of -25°C to +85°C; the hermetic DIP AD9700SD is for use over a temperature range of -55°C to +125°C. The AD9700BE and AD9700SE are leadless chip carrier (LCC) devices for temperature ranges of -25°C to +85°C and -55°C to +125°C, respectively. The SD and SE versions are available screened to military requirements; contact the factory for details.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	AD9700BD/BW ¹	AD9700SD ²
RESOLUTION	Bits	8	*
LEAST SIGNIFICANT BIT (LSB) WEIGHT			
Voltage (adjustable)	mV	2.5	*
Current (adjustable)	μA	67	*
ACCURACY (GS = Gray Scale; FS = Full Scale)			
Linearity	± % GS	0.2	*
Differential Linearity	± % GS, max	0.2	*
Integral Linearity	± % GS, max	0.2	*
Zero Offset (Initial) Voltage	mV (max)	0.3 (0.9)	*
Monotonicity		Guaranteed	*
TEMPERATURE COEFFICIENTS			
Linearity	ppm/°C (max)	15	*(30)
Gain	ppm/°C (max)	50	*(125)
Zero Offset	ppm/°C (max)	10	*(15)
DYNAMIC CHARACTERISTICS – GRAY SCALE OUTPUT³			
Settling Time to 0.4% GS; 0V to 637.5mV GS change			
Voltage	ns (max)	10 (12)	*
Update Rate ⁴	MHz (min)	125 (100)	*
Slew Rate	V/μs	300	*
Rise Time	ns	2	*
Glitch Impulse ⁵	pV-s	80	*
DIGITAL DATA INPUTS			
Logic Compatibility		ECL ⁶	*
Coding		Complementary Binary (CBN)	*
Logic Levels			
“1”	V (min/max)	-0.9 (-1.1/-0.6)	*
“0”	V (min/max)	-1.7 (-2.0/-1.5)	*
Loading (each bit)		5pF and 50kΩ to -5.2V	*
STROBE INPUT			
Logic Compatibility		ECL ⁶	*
Logic Levels			
“1”	V (min/max)	-0.9 (-1.1/-0.6)	*
“0”	V (min/max)	-1.7 (-2.0/-1.5)	*
Loading		5pF and 50kΩ to -5.2V	*
Setup Time (Data)	ns, min	2.5	*
Hold Time (Data)	ns, min	1.5	*
Propagation Delay	ns (max)	4 (5)	*
10% BRIGHT, REFERENCE WHITE, COMPOSITE SYNC, AND COMPOSITE BLANKING INPUTS			
Logic Compatibility		ECL ⁶	*
Logic Levels			
“1”	V (min/max)	-0.9 (-1.1/-0.6)	*
“0”	V (min/max)	-1.7 (-2.0/-1.5)	*
Loading		5pF and 50kΩ to -5.2V	*
SPEED PERFORMANCE – CONTROL INPUTS			
Settling Time to 10% of Final Value for:			
10% Bright	ns, max	10	*
Reference White	ns, max	10	*
Composite Sync	ns, max	10	*
Composite Blanking	ns, max	10	*
SETUP CONTROL			
Ground	mV (IRE Units)	0 (0)	*
Open	mV (IRE Units)	53.25 (7.5)	*
1k to -5.2V	mV (IRE Units)	71 (10)	*
-5.2V	mV (IRE Units)	142 (20)	*

Parameter	Units	AD9700BD/BW ¹	AD9700SD ²
ANALOG OUTPUT			
GS Current ⁷	mA	0 to -17	*
GS Voltage ⁸	mV (± 1%)	0 to -637.5	*
Compliance	V	-1.2 to +0.1	*
Internal Impedance	Ω (min/max)	800 (680/920)	*
REFERENCE WHITE⁹			
Current			
Logic "1"	mA (± 5%)	Normal Operation	*
Logic "0"	mA (± 3%)	0 or -1.9	*
Voltage			
Logic "1"	mV (± 3%)	Normal Operation	*
Logic "0"	mV (± 3%)	0 or -71	*
10% BRIGHT¹⁰			
Current			
Logic "1"	mA (± 5%)	-1.9	*
Logic "0"	mA (± 5%)	0	*
Voltage			
Logic "1"	mV (± 5%)	-71	*
Logic "0"	mV (± 5%)	0	*
COMPOSITE SYNC^{10,11}			
Current			
Logic "1"	mA (± 5%)	0	*
Logic "0"	mA (± 5%)	-7.6	*
Voltage			
Logic "1"	mV (± 5%)	0	*
Logic "0"	mV (± 5%)	-285	*
COMPOSITE BLANKING^{10,11}			
(Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units)			
Current			
Logic "1"	mA (± 5%)	0	*
Logic "0"	mA (± 5%)	-1.4	*
Voltage			
Logic "1"	mV (± 5%)	0	*
Logic "0"	mV (± 5%)	-53.25	*
VOLTAGE REFERENCE TOLERANCE			
(Deviation from Nominal - 1.26V)	mV (max)	± 20 (± 60)	*
POWER REQUIREMENTS			
-5.2V ± 0.25V	mA (max)	125 (140)	*
Power Supply Rejection Ratio	%/V	0.025/0.25	*
Power Dissipation	mW (max)	650 (728)	*
TEMPERATURE RANGE			
Operating (Case)	°C	-25 to +85	-55 to +125
Storage	°C	-55 to +150	*
THERMAL RESISTANCE¹²			
Junction to Air, θ _{JA} (Free Air)	°C/W, max	55	*
Junction to Case, θ _{JC}	°C/W, max	15	*
MTBF¹³			
Mean Time Between Failures	Hours	1.95 × 10 ⁵	*
PACKAGE OPTIONS¹⁴			
Ceramic (D-22)		AD9700BD AD9700BW	AD9700SD
LCC (E-28A)		AD9700BE	AD9700SE

NOTES

- ¹Electrical specifications for AD9700BE same as AD9700BD/BW.
 - ²Electrical specifications for AD9700SE same as AD9700SD.
 - ³Settling to GS percentage includes FS and MSB transitions. Inherent 3ns register delay (50% points) is not included.
 - ⁴Minimum update rate limited by full-scale settling time for eight bits. Unit can be updated to 125MHz.
 - ⁵Glitch can be reduced with glitch adjustment.
 - ⁶See Figure 2 for operation with TTL logic.
 - ⁷FS current = GS current + video functions = 30mA.
 - ⁸LSB value of 2.5mV used for calibration. This causes Gray Scale output to be 637.5mV rather than 643mV shown in idealized composite waveform elsewhere in this data sheet; both values are well within the output and EIA Standard RS-170 tolerances. $I_{OUT} = (1.26/R_{SET}) \times 4$ when $R_{SET} = 300\Omega$.
 - ⁹Effect on analog output of logic "0" at Reference White input depends on signal at 10% Bright input (see Table 1).
 - ¹⁰10% Bright, Composite Sync, and Composite Blanking outputs shown add to Gray Scale analog output at Pin 13.
 - ¹¹Composite Sync or Composite Blanking control signals reset input registers. Composite Sync or Composite Blanking should not be operated simultaneously with Reference White.
 - ¹²Maximum junction temperature = 150°C.
 - ¹³Calculated using MIL-HNBK-217; Ground Fixed; +25°C Ambient.
 - ¹⁴See Section 13 for package outline information.
 - *Specifications same as AD9700BD/BW.
- Specifications subject to change without notice.

**PIN DESIGNATIONS
MODELS AD9700BD, AD9700BW, and AD9700SD**

PIN	FUNCTION	PIN	FUNCTION
1	GROUND	12	GROUND
2	-5.2V	13	OUTPUT
3	BIT 1 (MSB)	14	CURRENT SET
4	BIT 2	15	COMPENSATION
5	BIT 3	16	REFERENCE WHITE
6	BIT 4	17	COMPOSITE SYNC
7	BIT 5	18	COMPOSITE BLANKING
8	BIT 6	19	10% BRIGHT
9	BIT 7	20	GLITCH ADJUST
10	BIT 8 (LSB)	21	SETUP
11	STROBE	22	GROUND


NOTE: CONNECT PINS 1, 12, AND 22 TOGETHER AND TO GROUND AS CLOSE TO CASE AS POSSIBLE.

**PIN DESIGNATIONS
MODELS AD9700BE, AD9700SE**

PIN	FUNCTION	PIN	FUNCTION
1	GROUND	15	GROUND
2	GROUND	16	OUTPUT
3	GROUND	17	-5.2V
4	-5.2V	18	CURRENT SET
5	BIT 1 (MSB)	19	COMPENSATION
6	BIT 2	20	REFERENCE WHITE
7	BIT 3	21	COMPOSITE SYNC
8	BIT 4	22	NO CONNECTION
9	BIT 5	23	COMPOSITE BLANKING
10	BIT 6	24	10% BRIGHT
11	BIT 7	25	GLITCH ADJUST
12	BIT 8	26	SETUP
13	STROBE	27	-5.2V
14	NC	28	V _{BB}

NOTE: CONNECT PINS 1, 2, 3, AND 15 TOGETHER AND TO GROUND AS CLOSE TO CASE AS POSSIBLE.

2



Idealized Composite Output Waveform

DIGITAL INPUTS VS. ANALOG OUTPUT

Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	10% Bright	Ref. White	Blanking	Comp. Sync	Analog Output (mV)
1	1	1	1	1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1	-71
1	1	1	1	1	1	1	1	1	1	1	1	-320
1	0	0	0	0	0	0	0	0	1	1	1	-637.5
0	0	0	0	0	0	0	0	0	1	1	1	-708.5
0	0	0	0	0	0	0	0	1	1	1	1	0
X	X	X	X	X	X	X	X	0	0	1	1	-71
X	X	X	X	X	X	X	X	1	0	1	1	-637.50 ¹
X	X	X	X	X	X	X	X	0	1	0	1	-690.75 ²
X	X	X	X	X	X	X	X	0	1	0	1	-708.50 ³
X	X	X	X	X	X	X	X	0	1	0	1	-779.50 ⁴
X	X	X	X	X	X	X	X	0	1	0	0	-922.50 ¹
X	X	X	X	X	X	X	X	0	1	0	0	-975.75 ²
X	X	X	X	X	X	X	X	0	1	0	0	-993.50 ³
X	X	X	X	X	X	X	X	0	1	0	0	-1064.50 ⁴
X	X	X	X	X	X	X	X	1	1	0	0	-993.50 ¹
X	X	X	X	X	X	X	X	1	1	0	0	-1046.75 ²
X	X	X	X	X	X	X	X	1	1	0	0	-1064.50 ³
X	X	X	X	X	X	X	X	1	1	0	0	-1135.50 ⁴

NOTES
¹Setup (Pin 21) grounded (0 IRE units).
²Setup (Pin 21) open (7.5 IRE units).
³Setup (Pin 21) to -5.2V through 1k (10 IRE units).
⁴Setup (Pin 21) to -5.2V (20 IRE units).

Analog output values shown are based on LSB value of 2.5mV used for ease of calibration; this causes Gray Scale output to be 637.5mV rather than 643mV shown elsewhere in this data sheet in sketch of idealized composite output. Both values are well within the output and EIA Standard RS-170 tolerances.

Table I.

USING AD9700 AS RASTER SCAN D/A

Refer to the block diagram of the AD9700 D/A converter.

The digital input bits represent the Gray Scale value of the 256 (2⁸) discrete levels between Reference Black and Reference White in a composite video signal, and are applied to Pins 3 through 10.

The output analog signal (at Pin 13) will be a function of these digital inputs. The output will also be affected by the ECL levels at the control inputs of 10% Bright, Reference White, Composite Sync, and Composite Blanking; and the level of the control signal (expressed in terms of IRE units) at the Setup input.

The total effect of these combined signals can be illustrated in a truth table and various combinations of control inputs are selected.

Refer to Table I.

As the footnote to this figure points out, the full-scale (-637.5mV) output of the AD9700 is different from the -643mV output of the idealized composite waveform shown elsewhere in this data sheet. The reason for this discrepancy is Analog Devices' use of 2.5mV for the value of the LSB; that choice of LSB weighting eases calibration of the converter. The disparity does not cause any problems in using the device, since both values are well within the tolerances of the output and the RS-170 standard.

Referring again to the block diagram, the Strobe input applied to the AD9700 clocks the input registers when the strobe signal makes the transition from a logic "0" to a logic "1". The purpose of the registers is to remove time skew from the digital input bits and minimize perturbations or "glitches" in the analog output signal.

The signal applied to the Reference White input sets the input registers, thereby overriding the video input word. When this occurs, the analog output of the AD9700 goes to 0V or to -71mV, depending upon whether or not the 10% Bright signal is also operated.

A logic "0" applied to either the Composite Sync or Composite Blanking input will reset the input registers to 00000000. The analog output at Pin 13 will be -922.5mV (-637.5mV plus -285mV) if the Composite Sync input is operated; this is not

affected by the value of IRE units at the setup input.

When Composite Blanking is operated, the analog output will go to its full-scale value of -637.5mV plus some additional amount, as determined by the voltage at setup. The -53.25mV example used in the specifications section of the data sheet is based on the setup input floating, which is equivalent to 7.5 IRE units. (For this example, the analog output would be 690.75mV.)

The internal voltage reference shown in the block diagram is a bandgap type. Including this reference within the converter eliminates the need for external circuits, making it markedly easier to design the AD9700 into various applications. The internal precision reference also provides superior power supply rejection and gain tempo.

Details on the connections for using the AD9700 in composite video applications are shown in Figure 1.




Figure 1. AD9700 D/A Connections

The value of R_{SET} can be established by using the first of the two equations which are part of the connection illustration; in the formula, the 1.26 volts is the reference voltage. When that voltage is divided by the desired Gray Scale current, the value which results is approximately one-fourth the resistance of R_{SET} .

The resistance of R_{SET} , in turn, can be used in the calculation of analog output voltage when the AD9700 is operating as a raster scan D/A converter. The full-scale current of the device is the Gray Scale current plus the video functions, and is specified at 30mA total. The user needs to keep that number in mind to assure that the AD9700 is utilized correctly in circuit designs.

In some instances, the user may be driving a lighter load than the coaxial cable shown in Figure 1 and prefers to operate with lower power dissipation than that in high speed raster scan use. For these situations, the value of R_{SET} can be doubled, which halves the output current while still maintaining a useable current drive from the converter. Power dissipation would be reduced approximately 75mW; the trade-off to obtain this is a decrease in the speed of the AD9700 and a lengthening of settling time.

Ground pins 1, 12, and 22 are shown connected together and to ground near the unit; this is the recommended procedure for obtaining optimum performance, especially in high-speed applications. Inside the AD9700, Pin 1 is register ground; Pin 12 is analog ground; and Pin 22 is digital ground.

For some applications, in addition to by-passing the $-5.2V$ supply with $0.01\mu F$ as shown, it may be desirable to by-pass it also with a tantalum capacitor of $3.3 - 10\mu F$. Although this is not generally necessary, it may enhance the converter's performance in some designs.

The circuit connected to Pin 21 setup is used for illustrative purposes to demonstrate the relationships of various IRE units; it is not intended to imply this is the preferred way to obtain these values. At Pin 20, the circuit used for adjusting the glitch can reduce the amount of glitch from its typical 50pV-s to a lesser value for those applications which require it.

USING AD9700 IN TTL MODE

Most applications using the AD9700 for composite video reconstruction will be in ECL systems, but there may be instances where its high-performance characteristics need to be applied in TTL designs.

A method of accomplishing this is illustrated in Figure 2.

Except as shown, all input pull-up resistors which are used are the same value: $2k\Omega$. If some of the input bit connections are not used because of operating with fewer than eight bits of resolution, the unused input pins should be resistively connected to $+5V$ to prevent undesirable side effects in the performance of the converter.

This same technique of resistively connecting unused inputs to $+5V$ also applies for the Reference White, Composite Sync, and Composite Blanking inputs. If 10% Bright is not used, Pin 19 should be either grounded or left open; no pull-up resistor should be used.

The table which is part of Figure 2 shows the required connections to Pin 21 for the various blanking levels when operating in the TTL mode.




Figure 2. Using AD9700 in TTL Mode

USING AD9700 AS STANDARD D/A

Although designed for use in composite video applications, the AD9700 can also be utilized as a standard D/A converter with remarkable performance. The extremely low glitch energy of the unit makes it especially attractive, because video reconstruction can be accomplished with exceptional spectral purity.

Refer to Figure 3.




Figure 3. AD9700 as Standard D/A

When used as a standard D/A, the unused control inputs required for video applications are connected to ground; in most cases, this connection is made through a diode. Examples of that are shown on Pins 16, 17, and 18, the inputs for Reference White, Composite Sync, and Composite Blanking, respectively. The 10% Bright input (Pin 19) is left open, and setup (Pin 21) is tied directly to ground.

If fewer than eight bits of digital input will be applied, the unused input pins should be connected to ground via a diode with the same technique used at Pins 16, 17, and 18. If they are tied directly to ground, converter performance may be affected adversely.




Figure 4. Using the AD9700 with Look-Up Table

USING AD9700 WITH RANDOM ACCESS MEMORY

In many applications, it may be necessary to operate the AD9700 D/A converter with look-up tables (LUT's) for raster scan display applications. One possible way to operate with fast random access memory (RAM) is shown in Figure 4.

If the user is interested in obtaining an RGB video subsystem, the circuit which is shown would be repeated three times. The Address Bus (A_{IN}), Data Bus (D_{IN}), Write enable (WE), and Strobe lines for the three would be connected in parallel. During write operations, the appropriate Chip Select (CS) line would be operated to control which RAM will receive data on the Data Bus.

Data are written into the RAM during an inactive portion of the scan cycle. The full tables can be written during the vertical retrace time; or small blocks of data can be written during the horizontal retrace. Write cycle timing requirements for the 10422 RAM which is illustrated are shown in Figure 5.

The major advantage of the configuration recommended here is realized during the read mode of the RGB system. In the method illustrated in Figure 4, all three D/A converter outputs are updated simply by changing the 8-bit address. Refer to Figure 6.

This illustrates the timing relationships and the intervals for the various operations which occur during the read cycle of the LUT.




Figure 5. LUT Write Cycle Timing Diagram




Figure 6. LUT Read Cycle Timing Diagram

AD9701

FEATURES

- 250MHz Update Rate
- Low Glitch Impulse
- Complete Composite Functions
- Internal Voltage Reference
- Single -5.2V Supply

APPLICATIONS

- Raster Scan Displays
- Color Graphics
- Automated Test Equipment
- TV Video Reconstruction

GENERAL DESCRIPTION

The AD9701 is a high-speed, 8-bit digital-to-analog converter with fully integrated composite video functions. High-speed ECL input registers provide synchronous operation of data and control functions up to 250MHz.

The AD9701 incorporates on-board control functions including horizontal sync, blanking, reference white level, and a 10% bright signal for highlighting. The setup level is also adjustable from 0 IRE units to 20 IRE units, through the control pin. An internal voltage reference allows the AD9701 to operate as a stand-alone video reconstruction DAC.


The AD9701 is available as an industrial temperature range device, -25°C to +85°C, and as an extended temperature range device, -55°C to +125°C. Both grades of the AD9701 are packaged in a 22-pin ceramic DIP, with the extended temperature device also available in a 28-pin LCC package.

ORDERING INFORMATION



Device	Temperature Range	Description	Package Options*
AD9701BQ	-25°C to +85°C	22-Pin DIP, Industrial Temperature	D-22
AD9701SE	-55°C to +125°C	28-Pin LCC, Extended Temperature	E-28A
AD9701SQ	-55°C to +125°C	22-Pin DIP, Extended Temperature	D-22

*See Section 13 for package outline information.

AD9701 FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage ($-V_S$)	-7V
Digital Input Voltages (including STROBE, SYNC, BLANKING, 10% BRIGHT, and REFERENCE WHITE)	0V to $-V_S$
Analog Output Current	37mA
Power Dissipation (+25°C Free Air) ²	780mW

Operating Temperature Range	-25°C to +85°C
AD9701BQ	-25°C to +85°C
AD9701SQ/SE	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+175°C
Lead Soldering Temperature (10sec)	+300°C

ELECTRICAL CHARACTERISTICS (Supply Voltages = -5.2V; R_L = 37.5 Ω ; Setup = 0V, unless otherwise stated)

Parameter	Mil ³ Sub Group	Temp	Industrial -25°C to +85°C AD9701BQ			Military -55°C to +125°C AD9701SQ/SE			Units
			Min	Typ	Max	Min	Typ	Max	
RESOLUTION			8			8			Bits
DC ACCURACY									
Differential Linearity	7	+25°C		0.25	0.5		0.25	0.5	LSB
	8	Full			1.0			1.0	LSB
Integral Linearity	7	+25°C		0.25	0.5		0.25	0.5	LSB
	8	Full			1.0			1.0	LSB
Monotonicity	7,8	Full	GUARANTEED			GUARANTEED			
INITIAL OFFSET ERROR ⁴									
Zero-Scale Offset Error ⁵	7	+25°C		0.05	0.9		0.05	0.9	mV
	8	Full			0.9			0.9	mV
Zero-Scale Offset Drift Coefficient		Full		2			2		$\mu\text{V}/^\circ\text{C}$
Full-Scale Drift Coefficient		Full		50			50		$\mu\text{V}/^\circ\text{C}$
ANALOG OUTPUT									
Voltage Output ⁶									
10% Bright ⁷	1,2,3	Full	-0.9	0		-0.9	0		mV
Reference White	1,2,3	Full	-67.45	-71	-74.55	-67.45	-71	-74.55	mV
Blanking (Setup = 0IRE) ⁸	1,2,3	Full	-698.55	-708.5	-718.45	-698.55	-708.5	-718.45	mV
Sync (Setup = 0IRE) ⁹	1,2,3	Full	-979.25	-993.5	-1007.75	-979.25	-993.5	-1007.75	mV
Current Output ⁶									
10% Bright ⁷	1,2,3	Full	-0.024	0		-0.024	0		mA
Reference White	1,2,3	Full	-1.805	-1.9	-1.996	-1.805	-1.9	-1.996	mA
Blanking (Setup = 0IRE) ⁸	1,2,3	Full	-18.63	-18.9	-19.16	-18.63	-18.9	-19.16	mA
Sync (Setup = 0IRE) ⁹	1,2,3	Full	-26.11	-26.5	-26.87	-26.11	-26.5	-26.87	mA
Output Compliance Range		Full		-1.6; +0.1			-1.6; +0.1		V
Output Resistance	12	+25°C	640	800		640	800		Ω
DYNAMIC PERFORMANCE									
Update Rate	4	+25°C	225	250		225	250		MHz
Output Propagation Delay ¹⁰	4	+25°C		5	6		5	6	ns
Output Settling Time ¹¹									
Current		+25°C		8			8		ns
Voltage		+25°C		12			12		ns
Output Slew Rate ¹²	4	+25°C	255	300		255	300		V/ μs
Output Rise Time ¹²	4	+25°C		1.7	2.0		1.7	2.0	ns
Output Fall Time ¹²	4	+25°C		1.7	2.0		1.7	2.0	ns
Glitch Impulse	4	+25°C		60	70		60	70	pV-s
SETUP CONTROL ¹³									
Setup Level (Grounded)		Full		0			0		IRE
Setup Level (Open)		Full		7.5			7.5		IRE
Setup Level (Tied to -5.2V with 1k Ω)		Full		10			10		IRE
Setup Level (-5.2V)		Full		20			20		IRE
DIGITAL INPUTS									
Logic "1" Voltage	1,2,3	Full	-1.1			-1.1			V
Logic "0" Voltage	1,2,3	Full			-1.5			-1.5	V
Logic "1" Current	1,2,3	Full			100			100	μA
Logic "0" Current	1,2,3	Full			15			15	μA
Input Capacitance	12	+25°C		4	5.5		4	5.5	pF
Data Setup Time	12	+25°C	0.1			0.1			ns
Data Hold Time	12	+25°C	1.4			1.4			ns

Parameter	Mil ³ Sub Group	Temp	Industrial -25°C to +85°C AD9701BQ			Military -55°C to +125°C AD9701SQ/SE			Units
			Min	Typ	Max	Min	Typ	Max	
POWER SUPPLY ¹⁴									
Supply Current (-5.2V)	1	+25°C		140	160		140	160	mA
	2,3	Full			160			160	mA
Nominal Power Dissipation		+25°C		728			728		mW
Power Supply Rejection Ratio ¹⁵	7,8	Full		3	6		3	6	mV/V

NOTES

¹Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Typical thermal impedance . . .

22-Pin Ceramic $\theta_{ja} = 64^\circ\text{C/W}; \theta_{jc} = 16^\circ\text{C/W}$

28-Pin Ceramic LCC $\theta_{ja} = 70^\circ\text{C/W}; \theta_{jc} = 21^\circ\text{C/W}$

³Military subgroups apply to military qualified components only.

⁴SYNC, BLANKING, and REFERENCE WHITE are inactive (Logic "1").

$I_{SET} \approx 1.26V/R_{SET}$.

⁵All bits at logic HIGH.

⁶All values are relative to full-scale output, after being normalized to nominal value. Typical variation in full-scale output from device to device can reach $\pm 10\%$, for a fixed R_{SET} resistor.

⁷The effect of 10% BRIGHT algebraically adds to the output waveform.

⁸The output level with BLANKING active (Logic "0"), is determined by the setup control level.

⁹In normal operation, the BLANKING input is activated (Logic "0") prior to or in conjunction with the SYNC input. The effect of the SYNC output is relative to the setup level.

¹⁰Measured from edge of STROBE to 50% transition point of the output signal.

¹¹Measured with full-scale change in output level, from the 10% transition level to within $\pm 0.2\%$ of the final output value.

¹²Measured from 10% to 90% transition point for full-scale step output.

¹³An IRE unit is 1% of the Grey Scale (GS range) with a 0 IRE setup level.

¹⁴Supply Voltage should remain stable within $\pm 5\%$ for normal operation.

¹⁵Measured at $\pm 5\%$ of $-V_S$.

Specifications subject to change without notice.

EXPLANATION OF GROUP A MILITARY SUBGROUPS

Subgroup 1 - Static tests at +25°C.	Subgroup 5 - Dynamic tests at max rated operating temp.	Subgroup 9 - Switching tests at +25°C.
Subgroup 2 - Static tests at max rated operating temp.	Subgroup 6 - Dynamic tests at min rated operating temp.	Subgroup 10 - Switching tests at max rated operating temp.
Subgroup 3 - Static tests at min rated operating temp.	Subgroup 7 - Functional tests at +25°C.	Subgroup 11 - Switching tests at min rated operating temp.
Subgroup 4 - Dynamic tests at +25°C.	Subgroup 8 - Functional tests at max and min rated operating temp.	Subgroup 12 - Periodically sample tested.

DIGITAL INPUTS VS. ANALOG OUTPUT

Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	10% Bright	Ref. White	Blanking	Comp. Sync	Analog Output (mV)
1	1	1	1	1	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1	-71
1	0	0	0	0	0	0	0	0	1	1	1	-320
0	0	0	0	0	0	0	0	0	1	1	1	-637.5
0	0	0	0	0	0	0	0	1	1	1	1	-708.5
X	X	X	X	X	X	X	X	0	0	1	1	0
X	X	X	X	X	X	X	X	1	0	1	1	-71
X	X	X	X	X	X	X	X	0	1	0	1	-637.50 ¹
X	X	X	X	X	X	X	X	0	1	0	1	-690.75 ²
X	X	X	X	X	X	X	X	0	1	0	1	-708.50 ³
X	X	X	X	X	X	X	X	0	1	0	1	-779.50 ⁴
X	X	X	X	X	X	X	X	0	1	0	0	-922.50 ¹
X	X	X	X	X	X	X	X	0	1	0	0	-975.75 ²
X	X	X	X	X	X	X	X	0	1	0	0	-993.50 ³
X	X	X	X	X	X	X	X	0	1	0	0	-1064.50 ⁴
X	X	X	X	X	X	X	X	1	1	0	0	-993.50 ¹
X	X	X	X	X	X	X	X	1	1	0	0	-1046.75 ²
X	X	X	X	X	X	X	X	1	1	0	0	-1064.50 ³
X	X	X	X	X	X	X	X	1	1	0	0	-1135.50 ⁴

NOTES

1. Setup (Pin 21) grounded (0 IRE units).
2. Setup (Pin 21) open (7.5 IRE units).
3. Setup (Pin 21) to -5.2V through 1k (0 IRE units).
4. Setup (Pin 21) to -5.2V (20 IRE units).

FUNCTIONAL DESCRIPTION

PIN NAME



DESCRIPTION

- GROUND – One of three ground returns. All grounds should be connected together near the AD9701.
- V_S – Negative supply pin, nominally $-5.2V$.
- BIT 1 (MSB) – One of eight digital input bits. BIT 1 (MSB) is the most-significant-bit of the digital input word.
- BIT 2 – BIT 7 – One of eight digital input bits.
- BIT 8 (LSB) – One of eight digital input bits. BIT 8 (LSB) is the least-significant-bit of the digital input word.
- STROBE – Data and control register strobe input. STROBE is leading edge triggered.
- GROUND – One of three ground returns. All grounds should be connected together near the AD9701.
- SETUP – The SETUP input determines the position of the blanking level relative to the “reference black” level (all data bits at logic “0”). The setup level is adjustable from 0 IRE units to 20 IRE units below the reference black level (an IRE unit is 1% of the “grey scale” range).

SETUP LEVEL	CONFIGURATION (PIN 21)
0 IRE Units	Ground
7.5 IRE Units	Open
10 IRE Units	Connection to $-5.2V$ through $1k\Omega$
20 IRE Units	Connection to $-5.2V$

- $\overline{10\% \text{ BRIGHT}}$ – $\overline{10\% \text{ BRIGHT}}$ adds an additional current to the output level, equal to roughly 10% of the “grey scale” range. The $\overline{10\% \text{ BRIGHT}}$ is active logic LOW, and operates independently of all other inputs.
- $\overline{\text{COMPOSITE BLANKING}}$ – The $\overline{\text{COMPOSITE BLANKING}}$ input, active logic LOW, forces output to the blanking level set with the SETUP input.
- $\overline{\text{COMPOSITE SYNC}}$ – The $\overline{\text{COMPOSITE SYNC}}$ input, active LOW, creates a negative going horizontal synchronization pulse relative to the blanking level. Under normal operating conditions the $\overline{\text{COMPOSITE BLANKING}}$ signal should precede and extend past the $\overline{\text{COMPOSITE SYNC}}$ signal. See SETUP for additional information.
- $\overline{\text{REFERENCE WHITE}}$ – The $\overline{\text{REFERENCE WHITE}}$ input, active LOW, overrides the data inputs, and forces the output to the maximum “grey scale” level.
- COMPENSATION – The COMPENSATION input insures adequate gain stability for the internal reference amplifier. Under normal operating conditions, the COMPENSATION input is decoupled to ground through a $0.1\mu F$ capacitor.
- CURRENT SET – The CURRENT SET input determines the full-scale or “grey scale” range. The effects of the video control functions are in addition to the “grey scale” range. ($168\Omega \leq R_{SET} \leq 600\Omega$).
 $I_{OUTmax} \approx 4I_{SET} = 4(1.26V/R_{SET})$
- OUTPUT – Analog output.
- GROUND – One of three ground returns. All grounds should be connected together near the AD9701.

SYSTEM TIMING DIAGRAMS




t_S DIGITAL DATA SETUP TIME
 t_H DIGITAL DATA HOLD TIME
 t_{PWH} STROBE PULSE WIDTH HIGH
 t_{PWL} STROBE PULSE WIDTH LOW
 t_{ST} SETTLING TIME
 t_{PD} MINIMUM PROPAGATION DELAY

NOTES

1. ALL INPUTS, INCLUDING THE VIDEO CONTROL FUNCTIONS, ARE SYNCHRONIZED TO THE STROBE INPUT.
2. THE 10% BRIGHT CONTROL WILL INCREASE THE OUTPUT LEVEL BY APPROXIMATELY 10 IRE UNITS OVER THE PRESENT OUTPUT LEVEL.
3. AN IRE UNIT IS IDEALLY 7.14mV.

DIE LAYOUT AND MECHANICAL INFORMATION



Die Dimensions
 Pad Dimensions
 Metalization
 Backing
 Substrate Potential
 Passivation
 Die Attach
 Bond Wire

$107 \times 104 \times 15 (\pm 2)$ mils
 4×4 mils
 Aluminum
 None
 $-V_s$
 Oxynitride
 Gold Eutectic
 1.25 mil Aluminum; Ultrasonic Bonding
 or 1mil Gold; Gold Ball Bonding

APPLICATIONS INFORMATION

Raster scan video displays image data on a line by line basis, with timing and control signals inserted between the lines. The control signals include the horizontal synchronization pulses which are used to align the display circuitry at the beginning of each line. After the complete video image is displayed on the monitor, the process begins again with the next image. The vertical reset pulse(s) that initiate this timing sequence are located between each video image.

The image data is distinguished from the timing information by its location relative to the blanking level. The blanking reference level is at the blackest extreme of the image data, and all timing signals are designed to fall below the blanking level so as not to be seen on the monitor. The actual image data is located above the blanking level, and it may be further separated from the timing signal by the setup level. The setup level is simply a buffer zone between the timing and image data.

Generation of the timing signals for the AD9701 is controlled by the COMPOSITE BLANKING and the COMPOSITE SYNC inputs. In normal operation the output level of the AD9701 is forced to the blanking level (black) with the COMPOSITE BLANKING control so that when the synchronization occurs, it will not interfere (be seen) with the monitor image. The COMPOSITE SYNC control forces the output level below the blanking level, generating the synchronization pulse.


The "grey scale" is the image intensity range, located above the blanking level by the amount of the setup level. The setup level is "reference black," the darkest displayable picture intensity.

The top of the "grey scale" is "reference white," or the brightest picture intensity. As an 8-bit device, the AD9701 divides the "grey scale" into 256 individual levels.


Normal raster scan waveforms divide the region between the blanking level and reference white into 100 IRE units (International Radio Engineers). The setup level can range from 0 to 20 IRE units, but typically is around 10 IRE units, and the synchronization pulse level typically falls 40 IRE units below the blanking level. For the AD9701, the reference white level is 10 IRE units below the full-scale output range ($0mA_{OUT}$).

In terms of priority, the REFERENCE WHITE control overrides the data inputs, but both COMPOSITE SYNC and COMPOSITE BLANKING override the data inputs and the REFERENCE WHITE control. A fourth control is active at all times, 10% BRIGHT, which adds approximately 10 IRE units to the output level no matter what the input state of the AD9701. The 10% BRIGHT control is primarily used to highlight areas of the video image.

As with any high-speed device, the AD9701 requires a substantial low impedance ground plane and high quality ground connections to achieve the best performance. Performance can also be improved with adequate power supply decoupling near the supply pins of the AD9701. In ECL mode, the output of the AD9701 is designed to drive 75Ω cable directly, with 75Ω terminations to ground at both ends of the cable. For TTL configurations the output should be terminated to +5.0V through an 82Ω resistor (see circuit below).



Raster Graphics Configuration for TTL Systems



Standard Reconstruction Configuration


FEATURES

ECL or TTL Compatible
Composite Inputs
125MHz Update Rates Minimum

APPLICATIONS

Raster Scan Displays
Color Graphics Systems
General Video Reconstruction

AD9702 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD9702 D/A Converter is a single monolithic IC containing three separate 4-bit digital-to-analog (D/A) converters for red, green, blue (RGB) graphics display applications; 4,096 colors are available to the user. Composite blanking, green sync, and reference white digital control inputs are also included. On-chip data registers and a capability for varying output drive make this a *total* functional solution for graphics displays.

A unique TTL/ECL interface allows the designer a choice of logic compatibility for all inputs; this can be accomplished by applying either +5V or ground to the V_{CC} pin. Internally, the registers and control switching signals operate at ECL logic levels to help assure low glitch impulse at the DAC outputs.

The unit is housed in a 24-pin ceramic package and operates

with $-5.2V$ applied for the ECL mode; and $-5.2V$ and $+5V$ for TTL mode. Power dissipation is 1.3 watts for ECL operation and 1.5 watts for TTL.

Monolithic devices are inherently less expensive and more reliable than hybrids. When combined with its small size and outstanding electrical characteristics, these attributes make the AD9702 D/A Converter the first choice for designers of next-generation, medium-resolution displays.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	AD9702BD/BW
RESOLUTION	Bits	4
LEAST SIGNIFICANT BIT (LSB) WEIGHT		
Voltage (Adjustable)	mV	40
Current (Adjustable)	mA	1
ACCURACY (GS = Gray Scale; FS = Full Scale)		
Linearity	± % GS	0.8
Differential Linearity	± % GS, max	0.8
Zero Offset (Initial)	mV, max	0.5
Monotonicity		Guaranteed
TEMPERATURE COEFFICIENTS		
Linearity	ppm/°C (max)	20 (30)
Zero Offset	ppm/°C (max)	10 (15)
Gain	ppm/°C (max)	200 (400)
Gain Tracking	ppm/°C	100
DYNAMIC CHARACTERISTICS		
Settling Time – Voltage ¹		
ECL Mode (to ± 3.2% GS)	ns, max	5
TTL Mode (to ± 3.2% GS)	ns, max	6
Update Rate		
ECL Mode	MHz, min	125
TTL Mode	MHz, min	75
Rise Time	ns	3
Glitch Impulse	pV-s	80
DIGITAL INPUTS		
Logic Compatibility		ECL/TTL
Coding		Binary (BIN)
ECL Logic Levels		
“1”	V (min/max)	-0.9 (-1.1/-0.6)
“0”	V (min/max)	-1.7 (-2.0/-1.5)
TTL Logic Levels		
“1”	V (min/max)	+3.5 (+2.0/+5.0)
“0”	V (min/max)	+0.2 (+0.0/+0.8)
Loading (Each Bit; with Typical Input Logic Levels)		
ECL “1”	μA/pF	50/5
ECL “0”	μA/pF	-100/5
TTL “1”	μA/pF	10/5
TTL “0”	mA/pF	1.5/5
Setup Time (Data)		
ECL	ns, max	2.5
TTL	ns, max	3.5
Hold Time (Data)		
ECL	ns, max	2
TTL	ns, max	3
Propagation Delay		
ECL	ns (max)	4 (5)
TTL	ns (max)	5 (6)
SPEED PERFORMANCE – CONTROL INPUTS		
ECL and TTL Settling Time to 10% of GS for:		
Reference White	ns, max	10
Composite Blanking	ns, max	10
Green Sync	ns, max	10
10% Bright	ns	10
RED, GREEN, AND BLUE ANALOG OUTPUTS		
Gray Scale Current	mA	0 to -16
Ref White ² = “0”	mA	0
Ref White = “1”	mA	Normal Operation ³
Composite Blanking ⁴ = “0”	mA	-1.4
Composite Blanking = “1”	mA	Normal Operation
Green Sync ⁵ = “0”	mA	-7.6
Green Sync = “1”	mA	Normal Operation
Gray Scale Voltage	mV	0 to -600 (± 1%)
Ref White ² = “0”	mV	0
Ref White = “1”	mV	Normal Operation ³
Composite Blanking ⁴ = “0”	mV	-53
Composite Blanking = “1”	mV	Normal Operation
Green Sync ⁵ = “0”	mV	-285
Green Sync = “1”	mV	Normal Operation

ABSOLUTE MAXIMUM RATINGS

	ECL		TTL	
	Lower	Upper	Lower	Upper
Supply Voltages				
V _{CC} (Pin 10)	-0.1V	+1.0V	0.0V	+6.0V
V _{EE} (Pin 17)	-6.0V	+0.3	-6.0V	+0.3V
Power Dissipation (Nominal Voltages)	1.5W		1.8W	
D/A Output Current	30mA		30mA	
Temperature				
Operating (Case)	-55°C to +125°C		-55°C to +125°C	
Storage	-55°C to +150°C		-55°C to +150°C	

PIN DESIGNATIONS

(As viewed from bottom)

PIN	FUNCTION	PIN	FUNCTION
24	GROUND	1	REFERENCE WHITE
23	GREEN SYNC	2	RED BIT 1 (MSB)
22	RED OUTPUT	3	RED BIT 2
21	GREEN OUTPUT	4	RED BIT 3
20	CURRENT SET	5	RED BIT 4 (LSB)
19	GROUND	6	GREEN BIT 1 (MSB)
18	BLUE OUTPUT	7	GREEN BIT 2
17	V _{EE} (-5.2V)	8	GREEN BIT 3
16	COMPOSITE BLANKING	9	GREEN BIT 4 (LSB)
15	STROBE	10	V _{CC} (+5V OR GROUND)
14	BLUE BIT 4 (LSB)	11	BLUE BIT 1 (MSB)
13	BLUE BIT 3	12	BLUE BIT 2

NOTE: FOR NORMAL OPERATION, CONNECT PINS 19 AND 24 TOGETHER AND TO LOW-IMPEDANCE GROUND PLANE AS CLOSE TO CASE AS POSSIBLE.

Parameter	Units	AD9702BD/BW	
RED, GREEN, AND BLUE ANALOG OUTPUTS (Cont.)			
Output Impedance	Ω (min/max)	10k (5k/15k)	NOTES ¹ Settling to GS percentage includes FS and MSB transitions. Inherent 3ns register delay (50% points) is not included. ² Digital "0" at Reference White control input (Pin 1) sets registers; red, green, and blue outputs go to zero. ³ In "normal operation," GS current or GS voltage outputs for red, green, and/or blue are established by RGB digital inputs. ⁴ Digital "0" at Composite Blanking control input (Pin 16) resets registers; value shown is added to full-scale outputs at red, green, and blue outputs. Reference White and Composite Blanking should not be operated simultaneously. ⁵ Green Sync control signal (@ Pin 23) affects only Green Output (@ Pin 21); value shown is added to Green Output established by Green digital inputs (and by Composite Blanking if digital "0" is simultaneously applied to Pin 16). ⁶ Logic "0" digital inputs applied to D/A under test; full scale step function "toggling" applied to active D/A. ⁷ Power supplies should have less than 10mV p-p ripple. ⁸ Maximum junction temperature = 150°C. ⁹ See Section 13 for package outline information. Specifications subject to change without notice.
Compliance	V	+3.0 to -1.2	
Matching	\pm % GS	1.0	
(Between any Two Gray Scale Outputs)			
RGB Outputs Time Skew	ns, max	2	
RGB Outputs Crosstalk ⁶	mV	20	
(100MHz Bandwidth)			
Clock Noise on Outputs	mV	5	
(100MHz Bandwidth)			
POWER REQUIREMENTS			
-5.2V \pm 0.25V ⁷	mA (max)	250 (288)	
+5V \pm 0.25V (TTL Only)	mA (max)	50 (60)	
Power Supply Rejection Ratio	mV/mV	0.115	
ECL Power Dissipation	W (max)	1.3 (1.5)	
TTL Power Dissipation	W (max)	1.55 (1.8)	
TEMPERATURE RANGE			
Operating (Case)	$^{\circ}$ C	-25 to +85	
Storage	$^{\circ}$ C	-55 to +150	
THERMAL RESISTANCE⁸			
Junction to Air, θ_{JA} (Free Air)	$^{\circ}$ C/W, max	40	
Junction to Case, θ_{JC}	$^{\circ}$ C/W, max	12	
PACKAGE OPTION⁹			
D-24A		AD9702BD AD9702BW	

THEORY OF OPERATION

Refer to the Block Diagram of the AD9702 D/A Converter.

The digital inputs are applied through TTL/ECL converters to registers within the AD9702; the purpose of the registers is to eliminate time skew from the inputs and help reduce glitch impulse in the output signals. The switching of the inputs through the registers to the three internal D/A converters is controlled by the Strobe, Green Sync, Reference White, and Composite Blanking signals.

When operating with ECL-compatible logic, V_{EE} (-5.2V) is applied to Pin 17 and Pin 10 is connected to ground. Under these conditions, the TTL/ECL converters at the input are transparent to incoming signals and the signals are applied directly to the registers. Regardless of the logic levels of the digital inputs, the registers and control logic internal to the AD9702 are operated at ECL levels to help assure maximum switching speed and minimum glitch on the analog outputs.

For TTL logic, V_{CC} (+5V) is applied to Pin 10 and -5.2V is applied to Pin 17. The positive voltage is used only on the TTL/ECL converters, and adds to the flexibility of the AD9702 by allowing it to be compatible with both forms of logic generally encountered in graphics displays.

There is an alternate method of operating with TTL logic without a need for -5.2V supplies. In this arrangement, Pins 10, 19, and 24 are connected to +5V; and Pin 17 is grounded. In addition, digital inputs (RGB Bits 1 - 4) are connected to +5V through 2k resistors on each input line.

The disadvantage of this technique is that the output is referenced to the +5V supply instead of ground. When this happens, the dc component of the output may exceed the general requirements of RS-170 and RS-343. In addition, any noise which is on the power supply can be coupled directly onto the video signal.

One method of overcoming these potential problems is illustrated in Figure 1, Using AD9702 in TTL Mode.

In this arrangement, the strobe signal is attenuated and shifted positively by a resistor network to minimize feedthrough of the clock signal. The digital input signals do not require the same kind of attenuation because their larger TTL swings do not present any problems.

The pull-up resistors which are used on the inputs help assure proper digital "1" logic levels regardless of which TTL logic family is used.

The PNP level shifter shown at the analog output in Figure 1 eliminates the possible problems of TTL operation cited above. Most of the noise which might be present on the +5V supply is cancelled by common mode rejection in this circuit; and level shifting helps insure the dc component of the output meets video standards.

Minor linearity degradation and temperature drift which might be introduced by the level shifter are not discernible on most video displays. The level shifter circuit is repeated three times for the Red, Green, and Blue analog outputs of the AD9702.

As shown in the block diagram and discussed in the Specifications section, a digital "0" level of the Reference White signal (at Pin 1) is used to set the registers within the converter. This action causes the three (RGB) analog outputs to go to zero output.

The Composite Blanking signal is applied to Pin 16; when a digital "0" level is used, it resets the registers and causes the three analog outputs to be -17.4mA or -653mV because of the amount added to the normal full-scale outputs.

The Green Sync signal at Pin 23 has an effect only on the Green Output of the AD9702 (at Pin 21). When this control and Composite Blanking are at a digital "0" level, the value of the Green analog output will be -25mA or -938mV.

When control inputs Reference White, Composite Blanking, and Green Sync are at digital "1" levels, the RGB analog outputs at Pins 22, 21, and 18 will be a function of their corresponding




Figure 1. Using AD9702 in TTL Mode (Single Supply)

digital inputs. This is the "normal operation" referred to in the Specifications Table.

Resistor R_{SET} is connected between Pin 20, Current Set, and ground to establish the Gray Scale (GS) value of the RGB outputs. The value to be used is based on the desired full-scale GS output and the following equations:

$$I_{GS} = 5 \times I_{SET}$$

$$R_{SET} = \frac{4.4}{I_{SET}}$$

$$V_{OUT} = \frac{22 \times R_{LOAD}}{R_{SET}}$$

When using these equations, typical values of I_{SET} and V_{OUT} (Gray Scale output) will be within $\pm 5\%$.

The idealized green analog output is illustrated in Figure 1.

The red and blue analog outputs are similar to the waveform shown in Figure 1, with the exception no sync portion is present on the Red and Blue outputs.

Sync control inputs are not required for Red and Blue outputs because of the RGB signals being synchronized within the AD9702. The majority of applications for the AD9702 in graphics displays use the green sync as the synchronizing signal for the monitor.

ORDERING INFORMATION

The standard AD9702 triple four-bit D/A converter is supplied in hermetic and non-hermetic units. Both versions operate over a case temperature range of -25°C to $+85^{\circ}\text{C}$. The hermetically-sealed ceramic DIP configuration is model number AD9702BD; the non-hermetic unit is AD9702BW. For special applications or units for military applications, contact the factory for details.





Figure 2. Idealized Green Output Waveform

FEATURES

Update Rates of 300MHz+
Ultra-Low Glitch Impulse
Synchronous Composite Functions
Raster Graphics Complete
Mil Spec Versions Available

APPLICATIONS

Radar/Raster Scan Displays
Color Graphics
Automated Test Equipment
2D/3D Workstations
FLIR/Heads-Up Displays
Medical Imaging

AD9703 FUNCTIONAL BLOCK DIAGRAM

2
GENERAL DESCRIPTION

The AD9703 D/A Converter is a state-of-the-art monolithic digital-to-analog converter capable of accepting 8 bits of digital data at update rates of 300MHz. It is designed specifically for ultra-high-performance, high-resolution raster graphics systems but can also be used for other applications which require low glitch, such as waveform generation.

It comes complete with synchronized composite functions including sync, blank, reference white, and 10% bright. The reference white input forces the analog output to the reference white level regardless of the data inputs. The 10% bright input can be used to generate a white cursor on a white background.

Synchronization of the inputs prevents short or missing pixels. Multiplexing video functions from synchronized inputs eliminates recovery times and the need to reset registers. This unique feature is different from most data input register designs and materially enhances the performance of the AD9703.

An on-board reference eases design effort by eliminating the need for external circuits. Input registers and a differential clock input minimize glitch impulse and clock feedthrough. The unit is housed in a 24-pin DIP and will operate in both 10KH and 100K ECL systems. The AD9703 dissipates 1.1 watts and is truly a "graphics ready" device.

Analog Devices' advanced technology produced the first hybrid converters which included composite capabilities; the AD9703 is one of a series of monolithic graphics DACs made by the company. (The AD9701 is an 8-bit 250MHz device; the AD9702 is a triple 4-bit 125MHz converter.)

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise specified)

Model		AD9703BD/BW	AD9703TD/TDB
ABSOLUTE MAXIMUM RATINGS			
		Lower	Upper
Supply Voltages			
Pins 10 and 14 (V _S)		-6V	0V
Power Dissipation (Continuous)		1.75W	*
Logic Inputs		-V _S	Ground
Current Set		1mA	4.5mA
Output Current			30mA
Setup		-V _S	Ground
Temperature			
Operating (Case)		-25°C to +85°C	-55°C to +125°C
Storage		-65°C to +150°C	*
Junction Temperature		+175°C	*
Lead (Soldering, 10sec)		+300°C	*
Parameter	Units	AD9703BD/BW	AD9703TD
RESOLUTION	Bits	8	*
LEAST SIGNIFICANT BIT (LSB) WEIGHT			
Voltage (Adjustable)	mV	2.5	*
Current (Adjustable)	μA	67	*
ACCURACY (GS = Gray Scale; FS = Full Scale)			
Differential Linearity	± % GS, max	0.2	*
Integral Linearity	± % GS, max	0.2	*
Zero Offset Voltage (Initial)	± mV, max	2	*
Monotonicity		Guaranteed	*
TEMPERATURE COEFFICIENTS			
Linearity	ppm/°C	7	*
Gain	ppm/°C	170	*
Zero Offset	μV/°C	5	*
DYNAMIC CHARACTERISTICS – GRAY SCALE OUTPUT			
Full-Scale Settling to 0.4% GS ¹	ns	6	*
Update Rate ²	MHz (Guaranteed)	300 (250)	*
Rise Time (10%–90% GS)	ns (max)	1.2 (1.75)	*
Fall Time (10%–90% GS)	ns (max)	1.1 (1.75)	*
Glitch Impulse	pV-s (max)	45 (55)	*
Clock Feedthrough	mV	<10	*
DIGITAL DATA INPUTS			
Logic Compatibility		100K and 10KH ECL	*
Coding		Complementary Binary (CBN)	*
Logic Levels			
“1”	V	-0.9	*
“0”	V	-1.7	*
Loading (Each Bit)		5pF and 50kΩ to -5.2V	*
STROBE INPUT(S)			
Logic Compatibility		100K and 10KH ECL	*
Coding		Complementary Binary (CBN)	*
Logic Levels			
“1”	V	-0.9	*
“0”	V	-1.7	*
Loading		5pF and 50kΩ to -5.2V	*
Setup Time (Data)	ns	0	*
Hold Time (Data)	ns, min	1	*
Propagation Delay (Strobe Input to Analog Output)	ns	1.2	*
10% BRIGHT, REFERENCE WHITE, COMPOSITE SYNC, AND COMPOSITE BLANKING INPUTS			
Logic Compatibility		100K and 10KH ECL	*
Coding		Complementary Binary (CBN)	*
Logic Levels			
“1”	V	-0.9	*
“0”	V	-1.7	*
Loading		5pF and 50kΩ to -5.2V	*
SPEED PERFORMANCE – CONTROL INPUTS¹			
Settling Time to 10% of Final Value for:			
10% Bright	ns	6	*
Reference White	ns	6	*
Composite Sync	ns	6	*
Composite Blanking	ns	6	*
SETUP CONTROL			
Ground	mV (IRE Units)	0(0)	*
Open	mV (IRE Units)	53.25 (7.5)	*
1k to -5.2V	mV (IRE Units)	71 (10)	*
-5.2V	mV (IRE Units)	142 (20)	*

Parameter	Units	AD9703BD/BW	AD9703TD/TDB
ANALOG OUTPUT			
GS Current ³	mA	0 to -17	*
GS Voltage ^{4,5}	mV	0 to -637.5	*
Compliance ⁶	V	-1.2 to +3	*
Internal Impedance	Ω	800	*
REFERENCE WHITE⁷			
Current			
Logic "1"	mA	Normal Operation	*
Logic "0"	mA	0 or -1.9	*
Voltage			
Logic "1"	mV	Normal Operation	*
Logic "0"	mV	0 or -71.25	*
10% BRIGHT⁸			
Current			
Logic "1"	mA	-1.9	*
Logic "0"	mA	0	*
Voltage			
Logic "1"	mV	-71	*
Logic "0"	mV	0	*
COMPOSITE SYNC^{8,9}			
Current			
Logic "1"	mA	0	*
Logic "0"	mA	-7.6	*
Voltage			
Logic "1"	mV	0	*
Logic "0"	mV	-285	*
COMPOSITE BLANKING^{8,9} (Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units)			
Current			
Logic "1"	mA	0	*
Logic "0"	mA	-1.42	*
Voltage			
Logic "1"	mV	0	*
Logic "0"	mV	-53.25	*
VOLTAGE REFERENCE TOLERANCE (Deviation from Nominal - 1.26V)			
	mV (max)	$\pm 20 (\pm 60)$	*
POWER REQUIREMENTS			
-5.2V (Min/Max = -4.5V/-5.45V)	mA (max)	210 (275)	*
Power Supply Rejection Ratio	mV/V	1	*
Power Dissipation	W (max)	1.1 (1.43)	*
TEMPERATURE RANGE			
	$^{\circ}\text{C}$	-25 to +85	-55 to +125
THERMAL RESISTANCE¹⁰			
Junction to Air, θ_{JA} (Free Air)	$^{\circ}\text{C}/\text{W}$	29	*
Junction to Case, θ_{JC}	$^{\circ}\text{C}/\text{W}$	12	*
MTBF¹¹			
Mean Time Between Failures	Hours	3.04×10^5	*
PACKAGE OPTION¹²			
D-24		AD9703BD AD9703BW	AD9703TD AD9703TDB


PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	COMPOSITE SYNC	24	DIGITAL GROUND
2	BIT 1	23	10% BRIGHT
3	BIT 2	22	COMPOSITE BLANK
4	BIT 3	21	SETUP
5	BIT 4	20	CURRENT SET
6	BIT 5	19	ANALOG GROUND
7	BIT 6	18	I _{OUT}
8	BIT 7	17	COMPENSATION
9	BIT 8	16	I _{OUT}
10	-5.2V	15	DIVIDER GROUND
11	REFERENCE WHITE	14	-5.2V
12	STROBE	13	STROBE

NOTE: CONNECT PINS 15, 19, AND 24 TOGETHER AND TO GROUND AS CLOSE TO CASE AS POSSIBLE.

NOTES

- ¹Inherent register delay (50% points) is not included.
 - ²Maximum update rate limited by input registers.
 - ³FS Current = GS Current + Video Functions = 30mA maximum.
 - ⁴LSB value of 2.5mV used for calibration. This causes Gray Scale output to be 637.5mV, rather than 643mV of idealized composite waveform shown elsewhere.
 - ⁵I_{OUT} = 4(1.26/R_{SET}) when R_{SET} = 300 Ω .
 - ⁶Output voltages based on R_{LOAD} = 75 Ω |R_{TERMINATION} = 75 Ω .
 - ⁷Divider Ground (Pin 15) must be at +3V for +3V compliance. (See text.)
 - ⁸The effect on the analog output of logic "0" at Reference White input (Pin 11) depends on signal at 10% Bright input (Pin 23).
 - ⁹10% Bright, Composite Sync, and Composite Blanking outputs add to analog output.
 - ¹⁰Composite Sync and/or Composite Blanking signals override input registers.
 - Neither of these signals should be operated simultaneously with Reference White.
 - ¹⁰Maximum junction temperature is +175 $^{\circ}\text{C}$.
 - ¹¹Calculated using MIL HNBK-217; Ground; Fixed; +25 $^{\circ}\text{C}$ Ambient.
 - ¹²See Section 13 for package outline information.
- *Specifications same as AD9703BD/BW.
Specifications subject to change without notice.



Idealized Composite Output Waveform

USING AD9703 AS RASTER SCAN D/A

Refer to the block diagram of the AD9703. The digital input bits applied to Pins 2 through 9 represent the Gray Scale value of the 256 (2^8) discrete levels between Reference Black and Reference White in a composite video signal.

The (true and complementary) analog outputs are also affected by the 100K or 10KH ECL levels at the control inputs, and the level (in IRE units) of the control signal at SETUP, Pin 21.

STROBE and $\overline{\text{STROBE}}$ signal pulses clock the input registers to remove time skew from the digital input bits and minimize discontinuities or "glitches" in the analog output.

In the idealized waveform, the full-scale output is -643mV . Normal fullscale output of the AD9703, however, is -637.5mV because of using 2.5mV for the weight of the LSB during calibration of the unit. Both values are well within the tolerances of the output and the RS-170 standard.

The internal voltage reference shown in the block diagram is a bandgap type and eliminates the need for external circuits. Other benefits of the internal precision reference include superior power supply rejection and gain tempo.

The value of the internal reference is 1.26 volts ($\pm 20\text{mV}$; $\pm 60\text{mV}$ max), and that knowledge can be combined with information on Gray Scale output current to determine the value of the R_{SET} resistor. R_{SET} is approximately four times the value of the number which results when the reference voltage is divided by the Gray Scale current. Expressed mathematically:

$$R_{\text{SET}} \approx 4 \left(\frac{1.26\text{V}}{I_{\text{OUTGS}}} \right)$$

Assume the user's desired Gray Scale voltage is 637.5mV ; and the external load is 37.5 ohms. Dividing 637.5mV by 37.5 ohms sets Gray Scale current at 17mA . The reference voltage of 1.26 volts divided by 17mA , and multiplied by four, determines a (rounded) R_{SET} value of 296 ohms.

Full-scale current is Gray Scale current plus the video functions and is specified for a total of 30mA .

Using the value of R_{SET} , the user can calculate Gray Scale output voltage within 15% with the equation:

$$V_{\text{OUT}} = 4 \left(\frac{1.26\text{V}}{R_{\text{SET}}} \right) (R_{\text{LOAD}} \parallel R_{\text{INTERNAL}})$$

The resistance of the internal ladder is 800 ohms in parallel with the load resistor and is included in the above example.

APPLICATION HINTS

In the Specifications, data on COMPOSITE BLANKING assume the SETUP connection is open, equivalent to 7.5 IRE Units. Pin 20 connected to ground is equivalent to 0 IRE Units. Connecting to -5.2V through a $1\text{k}\Omega$ resistor is 10 units; connecting to -5.2V directly is 20 units.

For some applications, additional by-pass capacitors for the -5.2V supply lines may be desirable. In addition to the ceramic $0.1\mu\text{F}$ capacitors shown on the block diagram, tantalum capacitors of $3.3 - 10\mu\text{F}$ may enhance the converter's performance in some designs. All by-pass capacitors should be connected as closely as possible to the supply pins of the converter.

If the user is driving a lighter load than a coaxial cable and needs lower power dissipation, doubling the value of R_{SET} halves the output current but still maintains useable drive.

Ground pins 15, 19, and 24 are normally connected together and to ground; these connections should also be made close to the unit. Divider Ground must be referenced to $+3\text{V}$ to obtain $+3\text{V}$ compliance. Figure 1 shows a method of doing this.




Figure 1. Connection for Positive Voltage Compliance

Values of up to $+3\text{V}$ might be applied. Assume R_{LOAD} is 75 ohms. With $+1\text{V}$ applied, the output would be $\pm 1\text{V}$; at $+3\text{V}$, the output would be $+1\text{V}$ to $+3\text{V}$.

USING AD9703 AS STANDARD D/A

The AD9703 can also be used as a standard D/A converter capable of remarkable performance; it is attractive for that application because of the low value of glitch impulse.

Refer to Figure 2.




Figure 2. AD9703 as Standard D/A

As a standard D/A, unused control inputs are tied to ground via a diode as shown on Pins 1, 11, and 22. The 10% Bright input (Pin 23) is left open; and Setup (Pin 21) is tied directly to ground. For less than eight bits of data, unused input pins are also grounded via diodes.

ORDERING INFORMATION

Three versions of the AD9703 are available, all in ceramic DIP packages. The non-hermetic AD9703BW and hermetic AD9703BD operate over a temperature range of -25°C to $+85^\circ\text{C}$. The hermetic AD9703TD and mil-processed AD9703TDB are for -55°C to $+125^\circ\text{C}$.

AD9768


FEATURES

5ns Settling Time
100MHz Update Rate
20mA Output Current
ECL-Compatible
40MHz Multiplying Mode

APPLICATIONS

Raster Scan & Vector Graphic Displays
High-Speed Waveform Generation
Digital VCOs
Ultra-Fast Digital Attenuators

AD9768 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The Analog Devices AD9768SD D/A converter is a monolithic current-output converter which can accept 8 bits of ECL-level digital input voltages and convert them into analog signals at update rates as high as 100MHz. In addition to its use as a standard D/A converter, it can also be utilized as a two-quadrant multiplying D/A at multiplying bandwidths as high as 40MHz.

An inherently low glitch design is used, and the complementary current outputs are suitable for driving transmission lines directly. Nominal full-scale output is 20mA, which corresponds to a 1-volt drop across a 50Ω load, or ±1 volt across 100Ω returned to +1 volt. The actual output current is determined by the on-chip reference voltage ($V_{REF} \approx -1.26V$) and an external current setting resistor, R_{SET} .

Full-scale output current I_{OUT} with digital "1" at all inputs is calculated with the equation:

$$I_{OUT} = 4 \times \frac{V_{RET} - V_{REF}}{R_{SET}}$$

The setting resistor R_{SET} and the output load resistor should both have low temperature coefficients. A complementary I_{OUT} is also provided.

The reference voltage source is a modified bandgap type and is nominally -1.26 volts. This reference supply requires no external regulation. To reduce the possibility of noise generation and/or instability, pin 15 (REFERENCE OUT) can be decoupled using a high-quality ceramic chip capacitor. Stabilization of the internal loop amplifier is by a single capacitor connected from pin 17 (COMPENSATION) to ground. The minimum value for this capacitor is 3900pF, although a 0.01μF ceramic chip capacitor is recommended.

The incredible speed characteristics of the AD9768SD D/A converter make it attractive for a wide range of high-speed applications. The ability of the unit to operate as a two-quadrant multiplying D/A converter adds another dimension to its usefulness and makes the AD9768SD a truly versatile device.

SPECIFICATIONS (typical @ +25°C under following conditions unless otherwise noted; nominal digital input levels; nominal power supplies; $R_L = 50\Omega$; $R_{SET} = 220\Omega$; $V_{RET} = 0V$)

	Units	AD9768JSD/SD/SE
RESOLUTION (FS = FULL SCALE)	Bits	8
LSB WEIGHT (CURRENT)	μA	78
ACCURACY ¹		
Differential Nonlinearity	$\pm\%$ FS	0.2
Integral Nonlinearity	$\pm\%$ FS	0.2
Monotonicity		Guaranteed
Zero Offset (Initial)	μA	60
TEMPERATURE COEFFICIENTS		
Zero Offset	ppm/°C	1.5
Reference Voltage (-1.26V)	ppm/°C	70
DIGITAL DATA INPUTS		
Logic Compatibility		ECL
Logic Voltage Levels "1"	V	-0.9
"0"	V	-1.7
Coding		Binary (BIN) = Unipolar Out Offset Binary (OBN) = Bipolar Out
OUTPUT		
Current (Unipolar) FS	mA (max)	2 to 20 (30)
I_{OUT} (@ Pin 13)		
All Digital "1" Input	mA	20
All Digital "0" Input	mA	0
I_{OUT} (@ Pin 14)		
All Digital "1" Input	mA	0
All Digital "0" Input	mA	20
Compliance	V (Pin 13)	-0.7 to +3.0
	V (Pin 14)	-1.1 to +3.0
Impedance	Ω ($\pm 15\%$)	750
SPEED PERFORMANCE		
Settling Time (to 0.2% FS) ²	ns	5
Slew Rate	V/ μs	400
Update Rate	MHz	100
Rise Time	ns	1.8
Glitch Energy	pV-sec	200
REFERENCE		
Internal, Monolithic ³	V	-1.26
External, Variable ⁴		
Voltage-Multiplying Mode	V (max)	0 to -1.1 (-2)
Current-Multiplying Mode	mA (max)	0 to -5 (-7.5)
VOLTAGE-MULTIPLYING MODE ⁴ (See Figure 2)		
V_M Range (at Pin 16)	V	± 0.5
V_M Center	V	-0.6
Resistance (at Pin 16)	k Ω	800
Transfer Function -		Measured at Pin 13; Digital "0" Applied to Bits 1-8: -0.1 V_M Input = 0mA I_{OUT} -1.1 V_M Input = 0mA I_{OUT} Measured at Pin 13; Digital "1" Applied to Bits 1-8: -0.1 V_M Input = 1mA I_{OUT} -1.1 V_M Input = 20mA I_{OUT}
Large Signal Bandwidth (-3dB Point)	kHz	250
CURRENT-MULTIPLYING MODE (See Figure 4)		
I_M Range (at Pins 17 & 18)	mA	0 to 5
Resistance (at Pin 18)	Ω	160
Transfer Function -		Measured at Pin 13; Digital "0" Applied to Bits 1-8: 1mA I_M Input = 0mA I_{OUT} 5mA I_M Input = 0mA I_{OUT} Measured at Pin 13; Digital "1" Applied to Bits 1-8: 1mA I_M Input = 4mA I_{OUT} 5mA I_M Input = 20mA I_{OUT}
Large Signal Bandwidth (-3dB Point)	MHz	40
POWER REQUIREMENTS		
-5.2V ± 0.25	mA (max)	66 (70)
+5.0V ± 0.25	mA (max)	14 (15)
Power Dissipation	mW (max)	410 (430)
Power Supply Sensitivity ⁵	%/%	0.07
TEMPERATURE RANGES ⁶		
Operating	°C	-30 to +115
Storage	°C	-55 to +150
THERMAL RESISTANCE ⁷		
Junction to Air, θ_{JA} (Free Air)	°C/W	90
Junction to Case, θ_{JC}	°C/W	20
PACKAGE OPTIONS ⁸		
Ceramic (D-18)		AD9768JD
		AD9768SD
LCC (E-20A)		AD9768SE

NOTES

¹Relative to FS, including linearity (within voltage compliance limits).

²Worst case settling time; includes FS and Most Significant Bit (MSB) transitions.

³Applies when operating AD9768 as standard D/A.

⁴Based on $R_L = 50\text{ ohms}$; $R_{SET} = 220\text{ ohms}$; $V_{RET} = 0V$.

⁵1% change in either power supply voltage causes 0.07% change in analog output.


⁶Case temperature.

⁷Maximum junction temperature 125°C.


⁸See Section 13 for package outline information.


Specifications subject to change without notice.

AD9768JSD/SD PIN CONNECTIONS



AD9768SE PIN CONNECTIONS





AD9768SD D/A Schematic

THEORY OF OPERATION

Refer to the AD9768SD schematic.

The transistors pictured on the bottom of the diagram, connected to paired transistors in the middle of the schematic, are current sources which are always "on". The paired transistors are differential current switches, designed to steer current from the current sources to either pin 13 (I_O) or pin 14 (\bar{I}_O).

Digital inputs applied to pins 1-8 determine which transistors will be operating in each pair and establish what current will flow at pins 13 and 14.

The transistor on the extreme left of the schematic is a base reference for the paired current switches and is used to assure the switches will be centered around an ECL voltage swing. The diodes connected to the base of this transistor are temperature compensation devices for the base reference circuit.

There are three different current sources in the AD9768 D/A. The eight transistors shown on the bottom of the schematic are structured as two identical groups of four current sources, each of which is binarily weighted. The MSB group, comprised of the four on the right, is connected to the LSB group through a 15:1 current divider made up of two 50Ω and two 750Ω resistor networks. The geometry of the AD9768 guarantees the binary weighing ratios among the 100, 200, 400 and 800 resistors in each emitter circuit are correct.

The resistor values which are shown indicate the ratios among the resistors, and not their nominal values.

The third current source is a single transistor, pictured in the lower left portion of the schematic with its collector connected to pin 18 R_{SET}. Its function is to help establish the base voltage on the eight current sources; it works in conjunction with the external R_{SET} resistor selected by the user of the AD9768, and the reference amplifier. Current flowing through this transistor is referred to as I_M in the figures and test.

When the AD9768 is operating as a conventional current-output D/A converter, I_M develops a voltage across R_{SET} which is one of the inputs to the on-board reference amplifier shown in the schematic. The other input to this amplifier is the on-chip reference voltage of -1.26 volts.

The output of the reference amplifier adjusts the current-source base reference voltage at pin 17; this, in turn, adjusts the value of I_M in the single-transistor current source and causes it to develop a voltage across R_{SET} which maintains pin 18 at the

-1.26 volts of the on-chip reference supply.

To maintain good stability in the internal loop reference amplifier, a ceramic chip capacitor with a nominal value of 0.01μF should be connected to pin 17 COMPENSATION; minimum recommended value for this capacitor is 3900pF.

The temperature coefficient of the load resistor (R_L) can affect the performance of the AD9768 D/A converter, as it can with any current-output converter. The design and use of the AD9768 and its dependence on an external R_{SET} resistor, however, make it sensitive also to the tempo of R_{SET}. The user is cautioned to select R_L and R_{SET} resistors which have low temperature coefficients.

DIGITAL GROUND (pin 11) and ANALOG RETURN (pin 12) are normally connected together; this connection should be made as close as possible to the device case to minimize possible noise problems. The AD9768 D/A is similar to any other high-speed, high performance device: optimum use requires careful attention to all design details, including the layout of the circuit in which the converter is used.

CONVENTIONAL AD9768

Refer to Figure 1, Conventional AD9768SD.




Figure 1. Conventional AD9768SD

The output current of the AD9768 appears at pin 13 (I_O) and develops a voltage across the load resistor R_L which is based on:

- I_M (the current flowing through the single-transistor source discussed above)
- Value of R_L

I_M is a function of the return voltage (V_{RET}), the reference voltage (V_{REF}), and the value of R_{SET}; all of these are selected by the user for his application. The necessary equations for calculating precise values for each are part of Figure 1. As indicated,

the voltage drop across R_L is added to the return voltage; the resulting voltage is the total V_{OUT} of the converter.

VOLTAGE MULTIPLYING MODE

In addition to its use as an ultra-high speed current output D/A converter, the AD9768 can also be used as a two-quadrant multiplying D/A in either a voltage mode or a current mode.

Refer to Figure 2, Multiplying AD9768 (Voltage Mode).




Figure 2. Multiplying AD9768 (Voltage Mode)

When operating in this mode, the analog output of the AD9768 is influenced by the digital inputs and an external multiplying voltage (V_M) applied to pin 16 REFERENCE IN, which takes the place of the internal reference used when the D/A is operating in a conventional manner.

The value of I_M flowing through R_{SET} is set by the voltage of V_{RET} minus the multiplying voltage (V_M), divided by R_{SET} ; the amount of this current is part of the equation which establishes the analog output (V_{OUT}) of the AD9768 and is chosen by the user for his application. As it is when operating the D/A in a conventional fashion, V_{RET} can be any value between 0 volts and +3 volts. V_M (for purposes of discussion here) is some negative voltage and can be varied over a range which is approximately 1 volt peak-to-peak.

If the load resistor (R_L) has a value of 50 ohms, if R_{SET} has a value of 220 ohms, and if V_{RET} is 0V, the center of the V_M voltage will be $-0.6V$; and it can vary from $-0.1V$ to $-1.1V$. Typically, the frequency of these variations has an upper limit of 250kHz when operating in the voltage multiplying mode; that frequency is the 3dB point of the bandwidth of the internal reference amplifier.




Figure 3. I_{OUT} vs. Multiplying Voltage

The combined effects of variations in V_M and changes in digital input values are shown in Figure 3, I_{OUT} vs. Multiplying Voltage. In this illustration, the ordinate of the graph is expressed in terms of milliamps of I_{OUT} current at pin 13. V_{OUT} , of course, will be a function of the value of R_L chosen by the user.

The negative value of V_M on the horizontal axis is shown starting at approximately $-0.1V$, rather than $0V$, because the AD9768 must have some small value of voltage applied to perform a multiplying function. For the conditions shown in the figure, output current starts to become nonlinear at approximately

20mA because of the maximum 30mA output drive capabilities of the device. Different values for R_{SET} and R_L would alter the point where limiting first appears.

CURRENT MULTIPLYING MODE

The AD9768 D/A converter can be operated at markedly higher multiplying rates when operated in a current-multiplying mode, as contrasted with the voltage-multiplying mode. Refer to Figure 4, Multiplying AD9768SD (Current Mode).




Figure 4. Multiplying AD9768SD (Current Mode)

In this mode, the internal reference amplifier and its inherent frequency limitations are replaced by a current source comprised of U1 and associated circuits. These circuits supply a unipolar current I_M which is one-fourth the full-scale output current (with digital "1" applied to all inputs) and set current flow through the load resistor.

V_{IN} is some voltage chosen by the user for his particular application; the value of this voltage is based in part on the size of the load resistor and the 0mA to 5mA range of I_M . V_{IN} can have frequency components as high as 40MHz. V_{ADJ} and R_{ADJ} provide an offset adjustment to compensate for the dc component of V_{IN} to assure I_M is always a unipolar current between 0mA and 5mA. The values of the required voltages and resistors can be calculated using the equations which are part of Figure 4.

Refer to Figure 5, I_{OUT} vs. Multiplying Current.




Figure 5. I_{OUT} vs. Multiplying Current

As shown, I_M can vary over the range of 0mA to 5mA; a value of approximately 0.3mA may be the practical lower limit because of nonlinearities at extremely small current levels. These changes in I_M are combined with variations in digital inputs, producing complex changes in the output current (at pin 13) and in V_{OUT} . The "rounding" of the current curve in the graph is the result of I_{OUT} approaching the 30mA maximum drive capabilities of the AD9768 and needs to be taken into account to assure optimum performance in the selected application.

AD DAC71/AD DAC72*

FEATURES

16-Bit Resolution
 $\pm 0.003\%$ Maximum Nonlinearity
 Low Gain Drift $\pm 7\text{ppm}/^\circ\text{C}$
 0 to $+70^\circ\text{C}$ Operation (AD DAC71, AD DAC71H,
 AD DAC72C)
 -25°C to $+85^\circ\text{C}$ Operation (AD DAC72)
 Current and Voltage Models Available
 Improved Second-Source
 Low Cost

PRODUCT DESCRIPTION

The AD DAC71 and AD DAC72 are high resolution 16-bit hybrid IC digital-to-analog converters including reference, scaling resistors and output amplifier (V models).


The devices offer outstanding accuracy, including maximum linearity error of 0.003% at room temperature and maximum gain drifts of $15\text{ppm}/^\circ\text{C}$ (AD DAC71, AD DAC71H, AD DAC72C) and $7\text{ppm}/^\circ\text{C}$ (AD DAC72). This performance is possible due to the innovative design, using proprietary monolithic D/A converter chips. Laser-trimmed thin film resistors provide the linearity and wide temperature range for guaranteed monotonicity.

The AD DAC71 and AD DAC72 digital inputs are TTL-compatible. Coding is complementary straight binary (CSB) for unipolar output versions and complementary offset binary (COB) for bipolar output versions.

All versions are packaged in a 24-pin metal DIP. The AD DAC71, AD DAC71H and AD DAC72C are specified for operation from 0 to $+70^\circ\text{C}$, and the AD DAC72 is specified from -25°C to $+85^\circ\text{C}$. The AD DAC71H, AD DAC72 and AD DAC72C are supplied in hermetically-sealed packages.

The AD DAC71 and AD DAC72 are intended to serve as improved second sources to DAC71 and DAC72 devices from other manufacturers.

AD DAC71/AD DAC72 FUNCTIONAL BLOCK DIAGRAM


2

PRODUCT HIGHLIGHTS

1. The AD DAC71 and AD DAC72 provide 16-bit resolution with 0.003% linearity error.
2. The proprietary chips used in the hybrid design provide excellent stability over temperature and improved reliability.
3. Unipolar and bipolar current and voltage output versions are available to fill a wide range of system requirements.
4. The AD DAC71 and AD DAC72 are improved second source replacements for DAC71 and DAC72 devices from other manufacturers.

*Covered by Patent Numbers: 3,978,473; RE28,633; 4,020,486; 3,747,088; 3,803,590; 3,961,326; 4,213,806; 4,136,349.

SPECIFICATIONS (@ T_A = +25°C, rated power supplies unless otherwise noted)

MODEL	AD DAC71/AD DAC71H			AD DAC72C			AD DAC72			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
DIGITAL INPUTS										
Resolution	16			16			16			Bits
Logic Levels (TTL-Compatible) ¹										
Logical "1"	+2.4		+5.5	+2.4		+5.5	+2.4		+5.5	V dc
Logical "0"	+0		+0.4	+0		+0.4	+0		+0.4	V dc
ACCURACY²										
Linearity Error at 25°C			±0.003			±0.003			±0.003	% of FSR ³
Gain Error ⁴ , Voltage	±0.01		±0.1	±0.05		±0.15	±0.05		±0.15	%
Current	±0.05		±0.25	±0.05		±0.25	±0.05		±0.25	%
Offset Error ⁴ , Voltage, Unipolar	±0.1		±2.0	±0.1		±2.0	±0.1		±2.0	mV
Voltage, Bipolar			±5.0			±10.0			±10.0	mV
Current, Unipolar			±1.0			±1.0			±1.0	μA
Current, Bipolar			±5.0			±5.0			±5.0	μA
Monotonicity Temp. Range (14-Bits)	0		+50	0		+50	0		+70	°C
DRIFT (Over Specified Temp. Range)										
Total Bipolar Drift (includes gain, offset, and linearity drift)										
Voltage										
T _{min} to 25°C	±7		±15	±7		±15	±5		±19	ppm of FSR/°C
25°C to T _{max}	±7		±15	±7		±15	±5		±11	ppm of FSR/°C
Current										
T _{min} to T _{max}			±15			±15			±10	ppm of FSR/°C
TOTAL ERROR OVER TEMP. RANGE³										
Voltage, Unipolar										
T _{min} to +25°C			±0.083			±0.083			±0.100	% of FSR
+25°C to T _{max}			±0.083			±0.083			±0.072	% of FSR
Voltage, Bipolar										
T _{min} to +25°C			±0.071			±0.071			±0.100	% of FSR
+25°C to T _{max}			±0.071			±0.071			±0.072	% of FSR
Current, Unipolar (T _{min} to T _{max})			±0.23			±0.23			±0.24	% of FSR
Bipolar (T _{min} to T _{max})			±0.23			±0.23			±0.24	% of FSR
TEMPERATURE COEFFICIENTS										
Gain										
Voltage										
T _{min} to +25°C			±15			±15			±15	ppm of FSR/°C
+25°C to T _{max}			±15			±15			±7	ppm of FSR/°C
Current	±15			±15			±10			ppm of FSR/°C
Offset										
Voltage, Unipolar	±1		±2	±1		±2	±1		±2	ppm of FSR/°C
Bipolar			±10			±10			±8	ppm of FSR/°C
Current, Unipolar			±1			±1			±1	ppm of FSR/°C
Bipolar	±15			±15			±10			ppm of FSR/°C
Differential Linearity over Temperature			±2			±2			±1	ppm of FSR/°C
Linearity Error over Temperature			±2			±2			±1	ppm of FSR/°C
SETTLING TIME										
Voltage Models (to ±0.003% of FSR)										
Output: 20V Step	5	10		5	10		5	10		μs
1LSB Step ⁶	3	5		3	5		3	5		μs
Slew Rate	20			20			20			V/μs
Current Models (to ±0.003% of FSR) ⁷										
Output: 2mA step 10Ω to 100Ω Load			1			1			1	μs
1kΩ Load			3			3			3	μs
Switching Transient	500			500			500			mV
ANALOG OUTPUT										
Voltage Models										
Ranges—CSB	0 to +10			0 to +10			0 to +10			V
COB	±10			±10			±10			V
Output Current	±5			±5			±5			mA
Output Impedance (dc)	0.05			0.05			0.05			Ω
Short Circuit Duration	Indefinite to Common			Indefinite to Common			Indefinite to Common			
Current Models										
Ranges—CSB	0 to -2			0 to -2			0 to -2			mA
COB	±1			±1			±1			mA
Output Impedance—Unipolar	6.0			6.0			6.0			kΩ
Bipolar	3.0			3.0			3.0			kΩ
Compliance	-1.5		+10	-1.5		+10	-1.5		+10	V
INTERNAL REFERENCE VOLTAGE										
Maximum External Current ⁸	6.0	6.3	6.6	6.0	6.3	6.6	6.0	6.3	6.6	V
Temp. Coeff. of Drift			±3			±3			±3	mA
			±10			±10			±5	ppm/°C
POWER SUPPLY SENSITIVITY										
Unipolar Offset										
±15V dc			±0.0001			±0.0001			±0.0001	% of FSR/% V _S
+5V dc			±0.0001			±0.0001			±0.0001	% of FSR/% V _S
Bipolar Offset										
±15V dc			±0.0004			±0.0004			±0.0004	% of FSR/% V _S
+5V dc			±0.0001			±0.0001			±0.0001	% of FSR/% V _S

MODEL	AD DAC71/AD DAC71H			AD DAC72C			AD DAC72			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY SENSITIVITY (Continued)										
Gain										
± 15V dc		± 0.001			± 0.001			± 0.001		% of FSR/% V _S
+ 5V dc		± 0.0005			± 0.0005			± 0.0005		% of FSR/% V _S
POWER SUPPLY REQUIREMENTS DAC71/72										
Supply Drain, I_{DD}	± 14.5, + 4.75	± 15.0, + 5.0	± 15.5, + 5.25	± 14.5, + 4.75	± 15.0, + 5.0	± 15.5, + 5.25	± 14.5, + 4.75	± 15.0, + 5.0	± 15.5, + 5.25	V dc
15V dc (no load)	10	20		10	20		10	20		mA
- 15V dc (no load)	30	55		30	55		30	55		mA
+ 5V dc (logic supply)	10	20		10	20		10	20		mA
TEMPERATURE RANGE										
Specification	0	+ 70		0	+ 70		- 25	+ 85		°C
Operating (double above Drift Specs)	- 25	+ 85		- 25	+ 85		- 55	+ 100		°C
Storage	- 55	+ 100		- 55	+ 100		- 55	+ 110		°C

NOTES

- ¹Adding external CMOS hex buffers CD4009A will provide 15V dc CMOS input compatibility.
 - ²Accuracy is specified when using internal feedback resistors. Current output specifications are guaranteed at the voltage output of an external op amp using the internal feedback resistor.
 - ³FSR means Full Scale Range and is 20V for ± 10V range.
 - ⁴Adjustable to zero with external trim potentiometer.
 - ⁵With gain and offset errors adjusted to zero at 25°C.
 - ⁶LSB is for 14-bit resolution.
 - ⁷Parameter guaranteed, not tested.
 - ⁸Maximum with no degradation of specification.
- Specifications subject to change without notice.




Figure 1. External Adjustment and Voltage Supply Connection Diagram, Current Model




Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model

ORDERING GUIDE

Model	Output	Input Code	Temperature Range	Seal	Package Option*
AD DAC71-COB-I	Current	Comp. Offset Binary	0 to +70°C	Polymer	DH-24D
AD DAC71-CSB-I	Current	Comp. Straight Binary	0 to +70°C	Polymer	DH-24D
AD DAC71H-COB-I	Current	Comp. Offset Binary	0 to +70°C	Hermetic	DH-24D
AD DAC71H-CSB-I	Current	Comp. Straight Binary	0 to +70°C	Hermetic	DH-24D
AD DAC72C-COB-I	Current	Comp. Offset Binary	0 to +70°C	Hermetic	DH-24D
AD DAC72C-CSB-I	Current	Comp. Straight Binary	0 to +70°C	Hermetic	DH-24D
AD DAC72-COB-I	Current	Comp. Offset Binary	-25°C to +85°C	Hermetic	DH-24D
AD DAC72-CSB-I	Current	Comp. Straight Binary	-25°C to +85°C	Hermetic	DH-24D
AD DAC71-COB-V	Voltage	Comp. Offset Binary	0 to +70°C	Polymer	DH-24D
AD DAC71-CSB-V	Voltage	Comp. Straight Binary	0 to +70°C	Polymer	DH-24D
AD DAC71H-COB-V	Voltage	Comp. Offset Binary	0 to +70°C	Hermetic	DH-24D
AD DAC71H-CSB-V	Voltage	Comp. Straight Binary	0 to +70°C	Hermetic	DH-24D
AD DAC72C-COB-V	Voltage	Comp. Offset Binary	0 to +70°C	Hermetic	DH-24D
AD DAC72C-CSB-V	Voltage	Comp. Straight Binary	0 to +70°C	Hermetic	DH-24D
AD DAC72-COB-V	Voltage	Comp. Offset Binary	-25°C to +85°C	Hermetic	DH-24D
AD DAC72-CSB-V	Voltage	Comp. Straight Binary	-25°C to +85°C	Hermetic	DH-24D

*See Section 13 for package outline information.

PRESERVING THE ACCURACY OF THE AD DAC71 AND AD DAC72

A great deal of care must be exercised when using high resolution converters such as the AD DAC71 and AD DAC72. Since one least significant bit of a 16-bit converter (LSB) represents an analog voltage of only 153 microvolts out of a 10V scale, normally negligible error sources become significant. Series resistances of connectors and wiring can be major contributors, as can thermocouple effects. Figure 3 illustrates the connections for voltage output versions of the AD DAC71 and AD DAC72.




Figure 3. AD DAC71 and AD DAC72 Connection Diagram (Voltage Models)

In this circuit, the analog output voltage is accurately developed between pin 17 and pin 20 of the DAC. The voltage measured at the load will be inaccurate if there is significant resistance in the wiring (and any connectors) between the DAC and the load. If the load resistance is constant, the effects of R_{W1} and R_{W2} can be treated as a simple gain error, and can be trimmed out. However, if R_L is variable, then R_{W1} and R_{W2} should be reduced to a value less than $\frac{R_{L \text{ MIN}}}{216}$. This will reduce the effect of the wiring resistances to a gain error of less than 1LSB. The AD DAC71 and AD DAC72 are rated at an output current of 5mA which translates to a minimum load resistance of 2k Ω . Thus wiring resistances should be held to a maximum of 30 milliohms. This corresponds to approximately six inches of #28 wire or a six inch long printed circuit track 0.050 inches wide.

The current output versions of the AD DAC71 and AD DAC72 use an external operational amplifier to convert the output current to an output voltage. The recommended configuration is shown in Figure 4. Notice that this configuration permits the voltage at




Figure 4. Connections for AD DAC71 and AD DAC72 Current Output Versions

the load to be sensed remotely. The resistance (R_{W1}) of the lead connecting the load to the internal feedback resistor introduces a gain error equal to $\frac{R_{W1}}{R_{LOAD}}$, independent of R_{LOAD} and R_{W2} . The error contributed by R_{W3} depends upon where the top of R_{LOAD} and pin 20 of the DAC, no error results since R_{W3} effectively becomes part of the load resistance.

In applications where R_{W3} is large or large currents flow in R_{W3} , it is necessary to use remote sensing as shown in Figure 5.




Figure 5. Use of Output Amplifier as Subtractor for Remote Ground Sensing

This circuit uses the output amplifier as a subtractor stage. Any spurious voltage developed across R_{W3} becomes a common mode voltage and its error contribution is reduced by the common mode rejection of the op amp.

In the circuits of both Figure 4 and Figure 5, R_{W2} 's effect is negligible since it is inside the loop of the amplifier. If current boosting is required in order to drive heavy loads, a suitable booster stage can be inserted between the amplifier's output and the load. Since the loop is closed from the load end, offsets and other errors induced by the booster are eliminated.

It is also important to minimize thermocouple effects in circuitry using the AD DAC71 and AD DAC72. Recalling that 1LSB of a 16 bit, 10 volt scale converter is only 153 microvolts, a stray uncompensated thermocouple can introduce several LSBs of offset in response to minor changes in ambient temperature. Any part of a circuit which includes a junction between two dissimilar metals forms a thermocouple. Such junctions include connectors, sockets, and any soldered connections. The solution to thermocouple errors is to insure that every junction is cancelled by an identical, but opposite, junction at the same temperature. While this is often automatically accomplished (for example, in a connector carrying both signal and return leads), careful attention should be given to the physical layout of circuits using the AD DAC71 and AD DAC72.


Another source of signal degradation in high-resolution converter circuits is magnetically-coupled interference from stray fields. Signal and return leads should be arranged in a way which minimizes both length and the total cross-section area of the loop. Of course, high resolution circuits should be located as far as possible from any sources of electromagnetic interference, including power transformers, digital logic and electromechanical devices.

AD DAC80/AD DAC85/AD DAC87

FEATURES

- Single Chip Construction
- On-Board Output Amplifier
- Low Power Dissipation: 300mW
- Monotonicity Guaranteed over Temperature
- Guaranteed for Operation with $\pm 12V$ Supplies
- Improved Replacement for Standard DAC80, DAC800 HI-5680
- High Stability, High Current Output
- Buried Zener Reference
- Laser Trimmed to High Accuracy: $\pm 1/2LSB$ max Nonlinearity
- Low Cost Plastic Packaging

AD DAC80 SERIES FUNCTIONAL BLOCK DIAGRAMS



2

PRODUCT DESCRIPTION

The AD DAC80 Series is a family of low cost 12-bit digital-to-analog converters with both a high stability voltage reference and output amplifier combined on a single monolithic chip. The AD DAC80 Series is recommended for all low cost 12-bit D/A converter applications where reliability and cost are of paramount importance.

Advanced circuit design and precision processing techniques result in significant performance advantages over conventional DAC80 devices. Innovative circuit design reduces the total power consumption to 300mW which not only improves reliability but also improves long term stability.

The AD DAC80 incorporates a fully differential, non-saturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in lower differential nonlinearity errors. A low noise, high stability, subsurface Zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature drift characteristics which challenge the best discrete Zener references.

The AD DAC80 Series is available in three performance grades and two package types. The AD DAC80 is specified for use over the 0 to +70°C temperature range and is available in both plastic and ceramic DIP packages. The AD DAC85 and AD DAC87 are available in hermetically sealed ceramic packages and are specified for the -25°C to +85°C and -55°C to +125°C temperature ranges.

PRODUCT HIGHLIGHTS

1. The AD DAC80 series of D/A converters directly replaces all other devices of this type with significant increases in performance.
2. Single chip construction and low power consumption provides the optimum choice for applications where low cost and high reliability are major considerations.
3. The high speed output amplifier has been designed to settle within 1/2LSB for a 10V full scale transition in 2.0 μ s, when properly compensated.
4. The precision buried Zener reference can supply up to 2.5mA for use elsewhere in the application.
5. The low TC binary ladder guarantees that all units are monotonic over the specified temperature range.
6. System performance upgrading is possible without redesign.

PRODUCT OFFERING

Analog Devices has developed a number of technologies to support products within the data acquisition market. In serving the market new products are implemented with the technology best suited to the application. The DAC80 series of products was first implemented in hybrid form and now it is available in a single monolithic chip. We will provide both the hybrid and monolithic versions of the family so that in existing designs changes to documentation or product qualification will not have to be done. Specifications and ordering information for both versions are delineated in this data sheet.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, rated power supplies unless otherwise noted.)

Model	AD DAC80		AD DAC85		AD DAC87		Units
	Min	Typ	Max	Min	Typ	Max	
TECHNOLOGY	Monolithic		Monolithic		Monolithic		
DIGITAL INPUT							
Binary - CBI		12				12	Bits
BCD - CCD	-		-		-		Digits
Logic Levels (TTL Compatible)							
V_{IH} (Logic "1")	+2.0	+5.5	+2.0	+5.5	+2.0	+5.5	V
V_{IL} (Logic "0")	0	+0.8	0	+0.8	0	+0.8	V
I_{IH} ($V_{IH} = 5.5\text{V}$)		250		250		250	μA
I_{IL} ($V_{IL} = 0.8\text{V}$)		100		100		100	μA
TRANSFER CHARACTERISTICS							
ACCURACY							
Linearity Error @ $+25^\circ\text{C}$							
CBI		$\pm 1/2$		$\pm 1/2$		$\pm 1/2$	LSB ¹
CCD							LSB
T_A @ T_{min} to T_{max}	$\pm 1/4$	$\pm 1/2$	$\pm 1/4$	$\pm 1/2$	$\pm 1/2$	$\pm 3/4$	LSB
Differential Linearity Error @ $+25^\circ\text{C}$							
CBI		$\pm 3/4$		$\pm 3/4$		$\pm 3/4$	LSB
CCD							LSB
T_A @ T_{min} to T_{max}		$\pm 3/4$		± 1		± 1	LSB
Gain Error ²	± 0.1	± 0.3	± 0.1	± 0.2	± 0.1	± 0.2	% FSR ³
Offset Error ²	± 0.05	± 0.15	± 0.05	± 0.1	± 0.05	± 0.1	% FSR ³
Temperature Range for Guaranteed Monotonicity	0	+70	-25	+85	-55	+125	$^\circ\text{C}$
DRIFT (T_{min} to T_{max})							
Total Bipolar Drift, max (includes gain, offset, and linearity drifts)		± 20		± 20		± 30	ppm of FSR/ $^\circ\text{C}$
Total Error (T_{min} to T_{max}) ⁴							
Unipolar	± 0.08	± 0.15	± 0.12	± 0.2	± 0.18	± 0.3	% of FSR
Bipolar	± 0.06	± 0.10	± 0.08	± 0.12	± 0.14	± 0.24	% of FSR
Gain							
Including Internal Reference	± 15	± 30		± 20		± 20	ppm of FSR/ $^\circ\text{C}$
Excluding Internal Reference	± 4	± 7		± 10		± 10	ppm of FSR/ $^\circ\text{C}$
Unipolar Offset	± 1	± 3		± 3		± 3	ppm of FSR/ $^\circ\text{C}$
Bipolar Offset	± 5	± 10		± 10		± 10	ppm of FSR/ $^\circ\text{C}$
CONVERSION SPEED							
Voltage Model (V) ⁵							
Settling Time to $\pm 0.01\%$ of FSR for FSR change ($2k\Omega$ 500pF load) with $10k\Omega$ Feedback	3	4	3	4	3	4	μs
with $5k\Omega$ Feedback	2	3	2	3	2	3	μs
For LSB Change	1		1		1		μs
Slew Rate	10		10		10		V/ μs
Current Model (I)							
Settling Time to $\pm 0.01\%$ of FSR for FSR Change 10 to 100Ω Load	300		300		300		ns
for $1k\Omega$ Load	1		1		1		μs
ANALOG OUTPUT							
Voltage Models							
Ranges - CBI		$\pm 2.5, \pm 5, \pm 10, +5, +10$		$\pm 2.5, \pm 5, \pm 10, +5, +10$		$\pm 2.5, \pm 5, \pm 10, +5, +10$	V
- CCD							V
Output Current	± 5		± 5		± 5		mA
Output Impedance (dc)	0.05		0.05		0.05		Ω
Short Circuit Current		40		40		40	mA
Current Models							
Ranges - Unipolar	-1.96	-2.0	-1.96	-2.0	-1.96	-2.0	mA
- Bipolar	± 0.96	± 1.0	± 0.96	± 1.0	± 0.96	± 1.0	mA
Output Impedance - Bipolar	2.5	3.2	2.5	3.2	2.5	3.2	k Ω
- Unipolar	5.0	6.6	5.0	6.6	5.0	6.6	k Ω
Compliance	-2.5	+10	-2.5	+10	-2.5	+10	V
Internal Reference Voltage (V_{IR})	+6.23	+6.3	+6.23	+6.3	+6.23	+6.3	V
Output Impedance		1.5		1.5		1.5	Ω
Max External Current ⁶		+2.5		+2.5		+2.5	mA
Tempco of Drift	± 10	± 20	± 10	± 20	± 10	± 20	ppm of $V_{IR}/^\circ\text{C}$
POWER SUPPLY SENSITIVITY							
$\pm 15\text{V} \pm 10\%$, 5V supply when applicable		± 0.002		± 0.002		± 0.002	% of FSR/ $\%V_S$
$\pm 12\text{V} \pm 5\%$		± 0.002		± 0.002		± 0.002	% of FSR/ $\%V_S$
POWER SUPPLY REQUIREMENTS							
Rated Voltages		± 15		± 15		± 15	V
Range							
Analog Supplies	$\pm 11.4^7$	± 16.5	$\pm 11.4^7$	± 16.5	$\pm 11.4^7$	± 16.5	V
Logic Supplies						V	
Supply Drain							
+12, +15V	5	10	5	10	5	10	mA
-12, -15V	14	20	14	20	14	20	mA
+5V							mA
TEMPERATURE RANGE							
Specification	0	+70	-25	+85	-55	+125	$^\circ\text{C}$
Operating	-25	+85	-55	+125	-55	+125	$^\circ\text{C}$
Storage	-25	+125	-65	+150	-65	+150	$^\circ\text{C}$

NOTES

¹Least Significant Bit.

²Adjustable to zero with external trim potentiometer.

³FSR means "Full Scale Range" and is 20V for the $\pm 10\text{V}$ range and 10V for the $\pm 5\text{V}$ Range.

⁴Gain and offset errors adjusted to zero at $+25^\circ\text{C}$.

⁵ $C_P = 0$, see Figure 1a.

⁶Maximum with no degradation of specification, must be a constant load.

⁷A minimum of $\pm 12.3\text{V}$ is required for a $\pm 10\text{V}$ full scale output and $\pm 11.4\text{V}$ is required for all other voltage ranges.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

SPECIFICATIONS $(T_A = +25^\circ\text{C}$, rated power supplies unless otherwise noted.)

Model ¹	AD DAC80			AD DAC85C			AD DAC85			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
TECHNOLOGY	Hybrid			Hybrid			Hybrid			
DIGITAL INPUT										
Binary - CBI			12			12			12	Bits
BCD - CCD			3			3			3	Digits
Logic Levels (TTL Compatible)										
V_{IH} (Logic "1")	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	V
V_{IL} (Logic "0")	0		+0.8	0		+0.8	0		+0.8	V
I_{IH} ($V_{IH} = 5.5\text{V}$)		+1			+1			+1		μA
I_{IL} ($V_{IL} = 0.8\text{V}$)		-100			-100			-100		μA
TRANSFER CHARACTERISTICS										
ACCURACY										
Linearity Error (θ) +25°C										
CBI		$\pm 1/4$	$\pm 1/2$			$\pm 1/2$			$\pm 1/2$	LSB ¹
CCD		$\pm 1/8$	$\pm 1/4$			$\pm 1/4$			$\pm 1/4$	LSB
T_A (θ) T_{min} to T_{max}		$\pm 1/4$	$\pm 1/2$		$\pm 1/4$	$\pm 1/2$		$\pm 1/2$	$\pm 1/2$	LSB
Differential Linearity Error (θ) +25°C										
CBI		$\pm 1/2$	$\pm 3/4$		$\pm 1/2$	± 1		$\pm 1/2$	± 1	LSB
CCD		$\pm 1/4$	$\pm 1/2$		$\pm 1/2$	± 1		$\pm 1/2$	± 1	LSB
T_A (θ) T_{min} to T_{max}			± 1			± 1			± 1	LSB
Gain Error ²		± 0.1	± 0.3		± 0.1	± 0.3		± 0.1	± 0.3	%FSR ³
Offset Error ²		± 0.05	± 0.15		± 0.05	± 0.15		± 0.05	± 0.15	%FSR ³
Temperature Range for Guaranteed Monotonicity	0		+70	0		+70	-25		+85	°C
DRIFT (T_{min} to T_{max})										
Total Bipolar Drift, max (includes gain, offset, and linearity drifts)			± 20							ppm of FSR/°C
Total Error (T_{min} to T_{max}) ⁴										% of FSR
Unipolar		± 0.08	± 0.15							% of FSR
Bipolar		± 0.06	± 0.10							% of FSR
Gain										ppm of FSR/°C
Including Internal Reference		± 15	± 30			± 20			± 20	ppm of FSR/°C
Excluding Internal Reference		± 5	± 7			± 10			± 10	ppm of FSR/°C
Unipolar Offset		± 1	± 3		± 1	± 3		± 1	± 3	ppm of FSR/°C
Bipolar Offset		± 5	± 10			± 10			± 10	ppm of FSR/°C
CONVERSION SPEED										
Voltage Model (V) ⁵										
Settling Time to $\pm 0.01\%$ of FSR for FSR change (2k Ω /500pF load) with 10k Ω Feedback		5		5			5			μs
with 5k Ω Feedback		3		3			3			μs
For LSB Change		1.5		1.5			1.5			μs
Slew Rate	10	15		20			20			V/ μs
Current Model (I)										
Settling Time to $\pm 0.01\%$ of FSR for FSR Change 10 to 100 Ω Load for 1k Ω Load		300		300			300			ns
		1		1			1			μs
ANALOG OUTPUT										
Voltage Models										
Ranges - CBI		$\pm 2.5, \pm 5, \pm 10, +5, +10$		$\pm 2.5, \pm 5, \pm 10, +5, +10$			$\pm 2.5, \pm 5, \pm 10, +5, +10$			V
- CCD		± 10		± 10			± 10			V
Output Current	± 5			± 5			± 5			mA
Output Impedance (dc)		0.05		0.05			0.05			Ω
Short Circuit Duration		Indefinite to Common		Indefinite to Common			Indefinite to Common			
Current Models										
Ranges - Unipolar		-2.0		-2.0			-2.0			mA
- Bipolar		± 1.0		± 1.0			± 1.0			mA
Output Impedance - Bipolar		3.2		3.2			3.2			k Ω
- Unipolar		6.6		6.6			6.6			k Ω
Compliance		-1.5, +10		-2.5, +10			-2.5, +10			V
Internal Reference Voltage (V_R)	+6.17	+6.3	+6.43	+6.17	+6.3	+6.43	+6.17	+6.3	+6.43	V
Output Impedance		1.5		1.5			1.5			Ω
Max External Current ⁶			+2.5		+2.5			+2.5		mA
Tempco of Drift		± 10	± 20	± 10	± 20		± 10	± 20		ppm of V_R /°C
POWER SUPPLY SENSITIVITY										
$\pm 15\text{V} \pm 10\%$, 5V supply when applicable		± 0.002		± 0.002			± 0.002			% of FSR/ $\%V_S$
POWER SUPPLY REQUIREMENTS										
Rated Voltages		$\pm 15, 5$		$\pm 15, 5$			$\pm 15, 5$			V
Range										
Analog Supplies	± 14		± 16	± 14.5		± 15.5	± 14.5		± 15.5	V
Logic Supplies	+4.5		+16	+4.5		+15.5	+4.5		+15.5	V
Supply Drain ⁷										
+15V		10	20	15	20		15	20		mA
-15V		20	35	25	30		25	30		mA
+5V		8	20	15	20		15	20		mA
TEMPERATURE RANGE										
Specification	0		+70	0		+70	-25		+85	°C
Operating	-25		+85	-25		+85	-55		+125	°C
Storage	-55		+130	-65		+150	-65		+150	°C

NOTES

¹Least Significant Bit.

²Adjustable to zero with external trim potentiometer.

³FSR means "Full Scale Range" and is 20V for the $\pm 10\text{V}$ range and 10V for the $\pm 5\text{V}$ Range.

⁴Gain and offset errors adjusted to zero at +25°C.

⁵ $C_L = 0$, see Figure 1a.

⁶Maximum with no degradation of specification, must be a constant load.

⁷Including 5mA load.

Specifications subject to change without notice.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, rated power supplies unless otherwise noted.)

Model	AD DAC85LD			AD DAC85MIL			AD DAC87			Units	
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
TECHNOLOGY	Hybrid			Hybrid			Hybrid				
DIGITAL INPUT											
Binary - CBI			12			12			12	Bits	
BCD - CCD										Digits	
Logic Levels (TTL Compatible)											
V_{IH} (Logic "1")	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	V	
V_{IL} (Logic "0")	0		+0.8	0		+0.8	0		+0.8	V	
I_{IH} ($V_{IH} = 5.5\text{V}$)		+1			+1			+1		μA	
I_{IL} ($V_{IL} = 0.8\text{V}$)		-100			-100			-100		μA	
TRANSFER CHARACTERISTICS											
ACCURACY											
Linearity Error @ $+25^\circ\text{C}$											
CBI			$\pm 1/2$			$\pm 1/2$			$\pm 1/4$	$\pm 1/2$	LSB ¹
CCD											LSB
T_A @ T_{min} to T_{max}			$\pm 1/2$			$\pm 3/4$			$\pm 3/4$		LSB
Differential Linearity Error @ $+25^\circ\text{C}$											
CBI		$\pm 1/2$			$\pm 1/2$			$\pm 1/2$			LSB
CCD											LSB
T_A @ T_{min} to T_{max}			± 1			± 1			± 1		LSB
Gain Error ²		± 0.1			± 0.1			± 0.1	± 0.2		%FSR ³
Offset Error ²		± 0.05			± 0.05			± 0.05	± 0.1		%FSR ³
Temperature Range for Guaranteed Monotonicity	-25		+85	-55		+125	-55		+125		$^\circ\text{C}$
DRIFT (T_{min} to T_{max})											
Total Bipolar Drift, max (includes gain, offset, and linearity drifts)								± 15	± 30		ppm of FSR/ $^\circ\text{C}$
Total Error (T_{min} to T_{max}) ⁴											
Unipolar								± 0.13	± 0.30		% of FSR
Bipolar								± 0.12	± 0.24		% of FSR
Gain											
Including Internal Reference			± 10			± 20		± 10	± 25		ppm of FSR/ $^\circ\text{C}$
Excluding Internal Reference								± 5	± 10		ppm of FSR/ $^\circ\text{C}$
Unipolar Offset		± 1			± 2			± 1	± 3		ppm of FSR/ $^\circ\text{C}$
Bipolar Offset			± 5			± 10		± 5	± 10		ppm of FSR/ $^\circ\text{C}$
CONVERSION SPEED											
Voltage Model (V) ⁵											
Settling Time to $\pm 0.01\%$ of FSR for FSR change (2k Ω /500pF load)											
with 10k Ω Feedback		5			5			5			μs
with 5k Ω Feedback		3			3			3			μs
For LSB Change		1.5			1.5			1.5			μs
Slew Rate		20			20			20			V/ μs
Current Model (I)											
Settling Time to $\pm 0.01\%$ of FSR for FSR Change 10 to 100 Ω Load		300			300			300			ns
for 1k Ω Load		1			1			1			μs
ANALOG OUTPUT											
Voltage Models											
Ranges - CBI		$\pm 2.5, \pm 5, \pm 10, +5, +10$			$\pm 2.5, \pm 5, \pm 10, +5, +10$			$\pm 2.5, \pm 5, \pm 10, +5, +10$			V
- CCD											V
Output Current		± 5			± 5			± 5			mA
Output Impedance (dc)		0.05			0.05			0.05			Ω
Short Circuit Duration		Indefinite to Common			Indefinite to Common			Indefinite to Common			
Current Models											
Ranges - Unipolar		-2.0			-2.0			-2.0			mA
- Bipolar		± 1.0			± 1.0			± 1.0			mA
Output Impedance - Bipolar		3.2			3.2			2.5 3.2 4.1			k Ω
- Unipolar		6.6			6.6			5.0 6.6 8.2			k Ω
Compliance		-2.5, +10			-2.5, +10			-1.5, +10			V
Internal Reference Voltage (V_{REF})	+6.17	+6.3	+6.43	+6.17	+6.3	+6.43	+6.17	+6.3	+6.43		V
Output Impedance		1.5			1.5						Ω
Max External Current ⁶			+2.5		+2.5			+2.5			mA
Tempco of Drift		± 10			10			± 5	10		ppm of $V_{REF}/^\circ\text{C}$
POWER SUPPLY SENSITIVITY											
$\pm 15\text{V} \pm 10\%$, 5V supply when applicable		± 0.002			± 0.002			± 0.002	± 0.003		% of FSR/ V_S
POWER SUPPLY REQUIREMENTS											
Rated Voltages		$\pm 15, 5$			$\pm 15, 5$			$\pm 15, 5$			V
Range											
Analog Supplies		± 14.5	± 15.5		± 14.5	± 15.5		± 13.5	± 16.5		V
Logic Supplies		+4.5	+15.5		+4.5	+15.5		+4.5	+16.5		V
Supply Drain ⁷											
+15V		15	20		15	20		10	20		mA
-15V		25	30		25	30		20	30		mA
+5V		15	20		15	20		10	20		mA
TEMPERATURE RANGE											
Specification	-25		+85	-55		+125	-55		+125		$^\circ\text{C}$
Operating	-55		+125	-55		+125	-55		+125		$^\circ\text{C}$
Storage	-55		+125	-55		+120	-65		+150		$^\circ\text{C}$

NOTES

¹Least Significant Bit.

²Adjustable to zero with external trim potentiometer.

³FSR means "Full Scale Range" and is 20V for the $\pm 10\text{V}$ range and 10V for the $\pm 5\text{V}$ Range.

⁴Gain and offset errors adjusted to zero at $+25^\circ\text{C}$.

⁵ $C_T = 0$, see Figure 1a.

⁶Maximum with no degradation of specification, must be a constant load.


⁷Including 5mA load.

Specifications subject to change without notice.


ABSOLUTE MAXIMUM RATINGS

+V_S to Power Ground 0V to +18V
 -V_S to Power Ground 0V to -18V
 Digital Inputs (Pins 1 to 12) to Power Ground . . . -1.0V to +7V

Ref In to Reference Ground ±12V
 Bipolar Offset to Reference Ground ±12V
 10V Span R to Reference Ground ±12V
 20V Span R to Reference Ground ±24V
 Ref Out Indefinite short to power ground or +V_S



Voltage Model Functional Diagram and Pin Configuration



Current Model Functional Diagram and Pin Configuration

2

ORDERING GUIDE

Model	Input Code	Output Mode	Technology	Temperature Range	Linearity Error	Package Options*
AD DAC80N-CBI-V	Binary	Voltage	Monolithic	0 to +70°C	± 1/2LSB	N-24
AD DAC80D-CBI-V	Binary	Voltage	Monolithic	0 to +70°C	± 1/2LSB	D-24
AD DAC80D-CBI-I	Binary	Current	Monolithic	0 to +70°C	± 1/2LSB	D-24
AD DAC85D-CBI-V	Binary	Voltage	Monolithic	-25°C to +85°C	± 1/2LSB	D-24
AD DAC87D-CBI-V	Binary	Voltage	Monolithic	-55°C to +125°C	± 1/2LSB	D-24
AD DAC80-CBI-V	Binary	Voltage	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC80-CBI-I	Binary	Current	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC80-CCD-V	Binary Coded Decimal	Voltage	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC80-CCD-I	Binary Coded Decimal	Current	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC80Z-CBI-V	Binary	Voltage	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC80Z-CBI-I	Binary	Current	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC80Z-CCD-V	Binary Coded Decimal	Voltage	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC80Z-CCD-I	Binary Coded Decimal	Current	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC85C-CBI-V	Binary	Voltage	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC85C-CBI-I	Binary	Current	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC85-CBI-V	Binary	Voltage	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85-CBI-I	Binary	Current	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85LD-CBI-V	Binary	Voltage	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85LD-CBI-I	Binary	Current	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85MIL-CBI-V	Binary	Voltage	Hybrid	-55°C to +125°C	± 1/2LSB	DH-24A
AD DAC85MIL-CBI-I	Binary	Current	Hybrid	-55°C to +125°C	± 1/2LSB	DH-24A
AD DAC85C-CCD-V	Binary Coded Decimal	Voltage	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC85C-CCD-I	Binary Coded Decimal	Current	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC85-CCD-V	Binary Coded Decimal	Voltage	Hybrid	-25°C to +85°C	± 1/4LSB	DH-24A
AD DAC85-CCD-I	Binary Coded Decimal	Current	Hybrid	-25°C to +85°C	± 1/4LSB	DH-24A
AD DAC87-CBI-V	Binary	Voltage	Hybrid	-55°C to +125°C	± 1/2LSB	DH-24A
AD DAC87-CBI-I	Binary	Current	Hybrid	-55°C to +125°C	± 1/2LSB	DH-24A

*See Section 13 for package outline information.

DIGITAL INPUT CODES

The AD DAC80 Series accepts complementary digital input code in binary (CBI) format. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB or CTC.

Digital Input		Analog Output		
MSB	LSB	CSB Compl. Straight Binary	COB Compl. Offset Binary	CTC* Compl. Two's Compl.
0	0	+ Full Scale	+ Full Scale	- 1LSB
0	1	+ 1/2 Full Scale	Zero	- Full Scale
1	0	Mid-Scale	- 1LSB	+ Full Scale
1	1	Zero	- Full Scale	Zero

*Invert the MSB of the COB code with an external inverter to obtain CTC code.

Table 1. Digital Input Codes

ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it cannot be corrected. Linearity error is specified over its entire temperature range. This means that the analog output will not vary by more than its maximum specification, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output voltage step sizes can range from $1/2$ LSB to $1 1/2$ LSB when the input changes from one adjacent input state to the next.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million of full scale range per °C (ppm of FSR/°C). Gain drift is established by: 1) testing the end point differences for each AD DAC80 model at the lowest operating temperature, +25°C and the highest operating temperature; 2) calculating the gain error with respect to the +25°C value and; 3) dividing by the temperature change.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The maximum change in offset is referenced to the offset at +25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

SETTLING TIME

Settling time for each model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input.

Voltage Output Models. Three settling times are specified to $\pm 0.01\%$ of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The

1LSB change is measured at the major carry (0 1 1 1 . . . 1 1 to 1 0 0 0 . . . 0 0), the point at which the worst case settling time occurs. The settling time characteristic depends on the compensation capacitor selected, the optimum value is 25pF as shown in Figure 1a.

Current Output Models. Two settling times are specified to $\pm 0.01\%$ of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage ranges of ± 1 V and 0 to -2V.




Figure 1a. Voltage Model Settling Time Circuit




Figure 1b. Voltage Model Settling Time $C_f = 25\text{pF}$

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive or negative supplies about the nominal power supply voltages.

REFERENCE SUPPLY

All models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to $\pm 1\%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5mA. An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven by the reference will result in gain variations. All gain adjustments should be made under constant load conditions.

ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 2. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient. The input reference current to the DAC, I_{REF} , is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, I_{DAC} , which is a function of the digital input codes, is designed to track I_{REF} ; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor, R_{BP} , and gain setting resistor, R_{GAIN} , also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at $+25^{\circ}\text{C}$. Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from $-V_{FS}$ to $+V_{FS}$.

Several new design concepts not previously used in DAC80-type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried zener diode reference element results in superior wide temperature range performance. The gain setting resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.




Figure 2. Bipolar Configuration

MONOTONICITY AND LINEARITY

The initial linearity error of $\pm 1/2\text{LSB}$ max and the differential linearity error of $\pm 3/4\text{LSB}$ max guarantee monotonic performance over the specified range. It can, therefore, be assumed that linearity errors are insignificant in computation of total temperature errors.

UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 3. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in R_{GAIN} relative to the DAC resistors.

BIPOLAR RANGE ERRORS

The analysis is slightly more complex in the bipolar mode. In this mode R_{BP} is connected to the summing node of the output amplifier (see Figure 2) to generate a current which, exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in I_{REF} and thus I_{DAC} , so that I_{DAC} will always be exactly balanced by I_{BP} with the MSB turned on. This effect is shown in Figure 3. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of R_{BP} to the DAC resistors is usually the largest component of bipolar drift, but in the AD DAC80 this error is held to $10\text{ppm}/^{\circ}\text{C}$ max. Gain drift in the DAC also contributes to bipolar offset drift, as well as full scale drift, but again is held to $10\text{ppm}/^{\circ}\text{C}$ max.




Figure 3. Unipolar and Bipolar Drifts

Using the AD DAC80 Series

POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams. These capacitors (1 μ F electrolytic recommended) should be located close to the AD DAC80. Electrolytic capacitors, if used, should be paralleled with 0.01 μ F ceramic capacitors for optimum high frequency performance.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFFSET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be 100ppm/ $^{\circ}$ C or less. The 3.9M Ω and 10M Ω resistors (20% carbon or better) should be located close to the AD DAC80 to prevent noise pickup. If it

is not convenient to use these high-value resistors, a functionally equivalent "T" network, as shown in Figure 6 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a 0.01 μ F ceramic capacitor should be connected from this pin to common to prevent noise pickup.

Offset Adjustment. For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10V. See Table II for corresponding codes.

Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.




Figure 4. External Adjustment and Voltage Supply Connection Diagram, Current Model




Figure 5. External Adjustment and Voltage Supply Connection Diagram, Voltage Model




Figure 6. Equivalent Resistances

Digital Input		Analog Output			
12 Bit Resolution		Voltage*		Current	
MSB	LSB	0 to +10V	±10V	0 to -2mA	±1mA
0 0 0 0 0 0 0 0 0 0 0 0		+9.9976V	+9.9951V	-1.9995mA	-0.9995mA
0 1 1 1 1 1 1 1 1 1 1 1		+5.0000V	0.0000V	-1.0000mA	0.0000mA
1 0 0 0 0 0 0 0 0 0 0 0		+4.9976V	4.88mV	-0.9995mA	+0.0005mA
1 1 1 1 1 1 1 1 1 1 1 1		0.0000V	-10.0000V	0.0000mA	-1.00mA
1LSB		2.44mV	-0.0049V	0.488 μ A	0.488 μ A

*To obtain values for other binary ranges 0 to +5V range: divide 0 to +10 values by 2; ±5V range: divide ±10V range values by 2; ±2.5V range: divide ±10V range values by 4.

Table II. Digital Input/Analog Output

Applying the AD DAC80

VOLTAGE OUTPUT MODELS

Internal scaling resistors provided in the AD DAC80 may be connected to produce bipolar output voltage ranges of ± 10 , ± 5 or $\pm 2.5V$ or unipolar output voltage ranges of 0 to +5 or 0 to +10V (see Figure 7).




Figure 7. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the AD DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 4 microseconds for a 10kΩ feedback resistor; 3 microseconds for a 5kΩ feedback resistor when using the compensation capacitor shown in Figure 1.

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 8 and 9. External R_{LS} resistors are required to produce exactly 0 to -2V or $\pm 1V$ output. TCR of these resistors should be $\pm 100\text{ppm}/^\circ\text{C}$ or less to maintain the AD DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.




Figure 8. Internal Scaling Resistors

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of $\pm 1V$ or 0 to -2V. These resistors (R_{LI} ; TCR = 20ppm/ $^\circ\text{C}$) are an integral part of the AD DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external R_L (or R_F) resistors should have a TCR of $\pm 25\text{ppm}/^\circ\text{C}$ or less to minimize drift. This will typically add $\pm 50\text{ppm}/^\circ\text{C}$ + the TCR of R_L (or R_F) to the total drift.




Figure 9. AD DAC80 Current Model Equivalent Output Circuit

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
$\pm 10V$	COB or CTC	19	20	15	24
$\pm 5V$	COB or CTC	18	20	N.C.	24
$\pm 2.5V$	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	20	24
0 to +10V	CCD	19	N.C.	15	24

Table III. Output Voltage Range Connections-Voltage Model AD DAC80

Digital Input Codes	Output Range	Internal Resistance R_{LI}	1% Metal Film External Resistance R_{LS}	R_{LI} Connections			Reference	Bipolar Offset	
				Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to		Connect Pin 16 to	Connect Pin 17 to
CSB	0 to -2V	0.968kΩ	210Ω	20	19 & R_{LS}	15	24	Com (21)	Between Pin 18 & Com (21)
COB or CTC	$\pm 1V$	1.2kΩ	249Ω	18	19	R_{LS}	24	15	Between Pin 20 & Com (21)
CCD	0 to $\pm 2V$	3kΩ	N/A	N.C.	21	N.C.	24	N.C.	N/A

Table IV. Current Model/Resistive Load Connections

DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance, $R_L = R_{LI} + R_{LS}$, connected as shown in Figure 10 will generate a voltage range, V_{OUT} , determined by:

$$V_{OUT} = -2mA \left(\frac{6.6k \times R_L}{6.6k + R_L} \right)$$

Where $R_L \text{ max} = 1.54k\Omega$

and $V_{OUT} \text{ max} = -2.5V$

To achieve specified drift, connect the internal scaling resistor (R_{LI}) as shown in Table IV to an external metal film trim resistor (R_{LS}) to provide full scale output voltage range of 0 to $-2V$. With $R_{LS} = 0$, $V_{OUT} = -1.69V$.




Figure 10. Equivalent Circuit AD DAC80-CBI-I Connected for Unipolar Voltage Output with Resistive Load

DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 11, $R_L = R_{LI} + R_{LS}$. V_{OUT} is determined by:

$$V_{OUT} = \pm 1mA \left(\frac{R_L \times 3.22k}{R_L + 3.22k} \right)$$

Where $R_L \text{ max} = 11.18k\Omega$

and $V_{OUT} \text{ max} = \pm 2.5V$

To achieve specified drift, connect the internal scaling resistors (R_{LI}) as shown in Table IV for the COB or CTC codes and add an external metal film resistor (R_{LS}) in series to obtain a full scale output range of $\pm 1V$. In this configuration, with R_{LS} equal to zero, the full scale range will be $\pm 0.874V$.

DRIVING AN EXTERNAL OP AMP

The current model AD DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 12,

$$V_{OUT} = I_{OUT} \times R_F$$

where I_{OUT} is the AD DAC80 output current and R_F is the feedback resistor. Using the internal feedback resistors of the current model AD DAC80 provides output voltage ranges the





Figure 11. AD DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load

same as the voltage model AD DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 12.




*FOR FAST SETTLING TIMES

Figure 12. External Op Amp—Using Internal Feedback Resistors

OUTPUT LARGER THAN 20V RANGE

For output voltage ranges larger than ± 10 volts, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} values of $\pm 1mA$ for bipolar voltage ranges and $-2mA$ for unipolar voltage ranges (see Figure 13). Use protection diodes when a high voltage op amp is used.

The feedback resistor, R_F , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between R_F and the internal scaling resistor network. This will typically add $50\text{ppm}/^\circ\text{C} + R_F$ drift to total drift.



*FOR OUTPUT VOLTAGE SWINGS UP TO 140V P-P.

Figure 13. External Op Amp—Using External Feedback Resistors

Output Range	Digital Input Codes	Connect A to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
$\pm 10V$	COB or CTC	19	15	A	24
$\pm 5V$	COB or CTC	18	15	N.C.	24
$\pm 2.5V$	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	15	24

Table V. External Op Amp Voltage Mode Connections

DAC1136/DAC1138

FEATURES

DAC1138

18-Bit Resolution and Accuracy (38 μ V, 1 Part in 262,144)

Nonlinearity 1/2LSB max (DAC1138K)

Excellent Stability

Settling to 1/2LSB (0.0002%) in 10 μ s

Hermetically-Sealed Semiconductors

DAC1136

16-Bit Resolution and Accuracy (152 μ V, 1 Part in 65,536)

Low Cost

Nonlinearity 1/2LSB max (DAC1136K, L)

Settling to 1/2LSB max (0.0008%) in 6 μ s

GENERAL DESCRIPTION


The DAC1136/1138 are complete self-contained current or voltage output modular digital-to-analog converters with resolutions and accuracies of 16 and 18 bits.

The DAC1136/1138 combine precision current sources with state-of-the-art steering switches to produce a very linear output. Inputs to these converters are compatible with TTL levels. The converters have a current output of -2mA full scale. A voltage output can be obtained by connecting the internal amplifier to the current output by means of jumpers. By using additional jumpers, the user can select any one of the following output ranges: 0 to +5V, 0 to +10V, \pm 5V, or \pm 10V.

WHERE TO USE HIGH RESOLUTION DACS

The DAC1136/1138 deliver exceptional accuracy for a broad range of display, test and instrumentation applications. The DAC1136, with a resolution of 16 bits or 1 part in 65,536, and the DAC1138 with a resolution of 18 bits or 1 part in 262,144 are ideally suited for applications requiring wide

DAC1136/DAC1138 FUNCTIONAL BLOCK DIAGRAM



2

dynamic range measurement and control. Applications include data acquisition systems, high resolution CRT displays, automatic semiconductor testing, photo-typesetting, frequency synthesis and nuclear reactor control.

CERTIFICATE OF CALIBRATION

Each DAC1138 has been calibrated with equipment and methods that are traceable to the National Bureau of Standards (NBS). A Certificate of Performance is sent with each unit, which includes linearity test data.

SPECIFICATIONS (typical @ +25°C, rated power supplies unless otherwise noted)

	DAC1136		DAC1138	
	J	K	J	K
RESOLUTION, BITS	16		18	
ACCURACY				
Integral Nonlinearity	± 1LSB max	± 1/2LSB max	± 1LSB max	± 1/2LSB max
Differential Nonlinearity	± 1LSB max	± 1/2LSB max	± 1LSB max	± 1/2LSB max
Gain and Offset Error (Externally Adjustable)				
ANALOG OUTPUT				
Unipolar Mode	– 2mA to 0mA		– 2mA to 0mA	
Bipolar Mode	– 1mA to + 1mA		– 1mA to + 1mA	
Voltage Output Range (Pin Selectable)	0 to + 5V, 0 to + 10V, ± 5V, ± 10V		0 to + 5V, 0 to + 10V, ± 5V, ± 10V	
DIGITAL INPUTS	TTL/CMOS; See Figure 2		TTL/CMOS; See Figure 2	
INPUT CODES				
Unipolar Mode	Complementary Binary (COMP BIN)		Complementary Binary (COMP BIN)	
Bipolar Mode	Complementary Offset Binary (COMP OBIN)		Complementary Offset Binary (COMP OBIN)	
DYNAMIC CHARACTERISTICS				
Settling Time to 1/2LSB				
Current				
Full Scale Step		8µs		10µs
LSB Step		6µs		8µs
Voltage				
Unipolar (10V Step)		90µs		175µs
Bipolar (20V Step)		250µs		140µs
LSB Step		8µs		18µs
Slew Rate		1V/µs		2V/µs
TEMPERATURE COEFFICIENTS (ppm of FSR/°C)				
Integral Nonlinearity	± 1	± 1		± 0.3
Differential Nonlinearity	± 1	± 1		± 0.4
Gain (Excluding V _{REF})	± 5	± 5		± 0.8
Offset				
Unipolar Mode		± 0.5		± 0.5
Bipolar Mode		± 5		± 1
STABILITY, LONG TERM (ppm of FSR/1,000 hrs.) ¹				
Gain (Excluding V _{REF})		± 5		± 2
Offset		± 6		± 2
NOISE (Include V _{REF} ; Double for Bipolar Mode)				
Output Current (BW = 100kHz)		0.5nA rms		0.5nA rms
Output Voltage (BW = 0.1–10Hz)				
@ 0V (All 1's Code; "ZERO")		4µV pk-pk		4µV pk-pk
@ 5V (MSB = 0 Code; "Half Scale")		6µV pk-pk		6µV pk-pk
@ 10V (All 0's Code; "Full Scale")		9µV pk-pk		9µV pk-pk
Output Voltage (BW = 100kHz)		30µV rms		30µV rms
VOLTAGE COMPLIANCE (Amplifier Offset, E _{OS})				
Max E _{OS} Allowed for Rated Accuracy		± 2mV max		± 200µV max
Initial E _{OS} (Factory Adj.)		± 100µV		± 100µV
E _{OS} Drift		± 10µV/°C		± 10µV/°C
Current Output (pin 69)				
Voltage Protection		via Internal Schottky Diodes		via Internal Schottky Diodes
Source Resistance				
Unipolar Mode		>33kΩ		>33kΩ
Bipolar Mode		>5kΩ		>5kΩ
Source Capacitance		150pF		150pF
REFERENCE VOLTAGE (V _{REF})				
Voltage (Z _{OUT} = 200Ω)		+ 6.000V (Maximum Error, ± 0.024V)		+ 6.000V (Maximum Error, ± 0.024V)
Noise (BW = 0.1–10Hz)		3µV pk-pk		3µV pk-pk
Tempco		5ppm/°C		5ppm/°C
POWER SUPPLY REQUIREMENTS ²				
+ 5V dc, ± 5%		9mA		9mA
± 15V dc, ± 5%		± 30mA		± 30mA
POWER SUPPLY REJECTION (± 15V dc)				
Gain or Offset vs. FSR		80dB		80dB
Differential Nonlinearity		± 1/4LSB per Volt ΔV _S		± 1/4LSB per Volt ΔV _S
ENVIRONMENTAL				
Operating Temperature		0 to + 70°C		0 to + 70°C
Storage Temperature		– 55°C to + 85°C		– 55°C to + 85°C
Humidity		5% to 95%, Noncondensing		5% to 95%, Noncondensing


NOTES:

¹Recommended DNL calibration check: 6 months.


²Recommended Power Supply: Analog Devices Model 923.

Specifications subject to change without notice.


Characteristic Curves*



Settling Time (Voltage Output) vs. % of Full Scale Error for 20V Output Step (+10V ↔ -10V)




Settling Time (Voltage Output) vs. % of Full Scale Error for 10V Output Step (0V ↔ +10V)




Settling Time (Voltage Output vs. % of Full Scale Error for LSB Steps

INPUT CONSIDERATIONS


The DAC1136/1138 may be driven by TTL or CMOS as shown in Figure 2. Note that the TTL input is shown with inputs for both a direct "totem pole" TTL gate and open collector (or "pull-up") configurations.



2a. TTL Totem Pole¹



2b. Switch or Relay Input²



2c. CMOS Input

1. FOR TTL WITH OPEN COLLECTOR, DO NOT USE EXTERNAL PULL-UP. CONVERTERS HAVE INTERNAL 10kΩ PULL-UP ON EACH INPUT TO 3.8V.
2. USE SPST SWITCH OR RELAY TO GROUND. WHEN SWITCH IS OPEN, THE INTERNAL 10kΩ WILL PULL INPUT UP TO 3.8V.

Figure 2. Input Connections

OUTPUT CONNECTIONS AND GUARDING

The DAC1136/1138 output connections for various voltage ranges are shown in Figure 3.

Since an LSB is only 38µV (at 10 volts full scale for the DAC1138), care must be exercised to properly guard the current output of the converter from leakage current. Any connection made to the DAC's current output (pin 69) should be guarded. Suggested printed circuit board guarding is shown in Figure 3





Figure 3. Output Voltage Connections and Suggested PCB Guarding (Unipolar and Bipolar)

*NOTE: All curves typical at rated supply voltage.
F.S. = Full Scale

GAIN AND OFFSET ADJUSTMENTS

The gain and offset adjustments are made with external potentiometers which the user supplies. With the appropriate digital inputs applied, these potentiometers are adjusted until the desired output voltage is obtained. The proper connections for offset and gain are shown in Figure 4. The voltmeter used to measure the output should be capable of stable resolution of 1/4LSB in the region of zero and full scale. Because of the interaction between offset and gain adjustments, the adjustment procedure described below should be carefully followed. Offset adjustment affects gain, but gain adjustment does not affect offset.



NOTES:
1. ALL FIXED RESISTORS ARE 5% CARBON COMP, UNLESS OTHERWISE NOTED.
2. ALL POTENTIOMETERS ARE 20-TURN INFINITE RESOLUTION TYPE.

Figure 4. Gain and Offset Adjustments

For unipolar mode, apply a digital input of all "1's" (complementary binary code for zero output) and adjust the offset potentiometer until a 0.00000V output is obtained (see Table I). Once the appropriate offset adjustment has been made, apply a digital input of all "0's". Adjust the gain potentiometer until the plus full scale output is obtained (see Table I).

For bipolar mode, apply a digital input of all "1's" (complementary offset binary code for minus full scale) and adjust the offset potentiometer for the proper minus full scale output voltage (see Table I). Once the appropriate minus full scale adjustment has been made, apply a digital input of all "0's". Adjust the gain potentiometer until the plus full scale output shown below is obtained.

RANGE	IDEAL OUTPUT	
	DAC1138	DAC1136
Unipolar:	All 11...1	All 00...0
0V → +10V	0.00000V	+9.999962V +9.999848V
0V → +5V	0.00000V	+4.999981V +4.999924V
Bipolar:		
-10V → +10V	-10.00000V	+9.999934V +9.999695V
-5V → +5V	-5.00000V	+4.999962V +4.999848V
To adjust:	Adjust ZERO pot	Adjust GAIN pot

Table I. Full Scale Output

DIFFERENTIAL LINEARITY ADJUSTMENT

Each DAC1136/1138 has been factory calibrated and tested to achieve the performance indicated in the electrical specifications. Before attempting recalibration, it is imperative that the circuit be checked to confirm that all previously described precautions have been taken to insure proper application at the 16- or 18-bit level. Basically, the DAC is trimmed by comparing a bit to the sum of all lower bits, and adjusting, if necessary, for a one LSB positive difference. The top 4 major carries, i.e., MSB minus the sum of bits 2-through-the-LSB, down through bit 4 minus the sum of bits 5-through-the-LSB, can be trimmed using the procedure outlined below. A differential voltmeter capable of 100 μ V Full Scale should be connected to V_{OUT} of the DAC. This will resolve an LSB which at 18 bits is 38 μ V (10V range). A Fluke 895A or equivalent is recommended.

- Bit 4 Trim**
 - Set bit inputs to 11110 0.
 - Read the output voltage by nulling the voltmeter.
 - Set bit inputs to 11101 1.
 - Read voltage by nulling voltmeter. This reading should be equal to that of step 1b plus 1LSB. Adjust bit 4 if required (see B4, Figure 6).
- Bit 3 Trim**
 - Set bit inputs to 1110 0.
 - Read output voltage by nulling the voltmeter.
 - Set inputs to 1101 1.
 - Read voltage by nulling the voltmeter. This reading should be equal to that of step 2b plus 1LSB. Adjust bit 3 if required (see B3, Figure 6).
- Bit 2 Trim**
 - Set bit inputs to 110 0.
 - Read output voltage by nulling the voltmeter.
 - Set bit inputs to 101 1.
 - Read voltage by nulling voltmeter. This reading should be equal to that of step 3b plus 1LSB. Adjust bit 2 if required (see B2, Figure 6).
- Bit 1 (MSB) Trim**
 - Set bit switches to 100 0.
 - Read output voltage by nulling the voltmeter.
 - Set bit switches to 011 1.
 - Read voltage by nulling voltmeter. This reading should be equal to that of step 4b plus 1LSB. Adjust bit 1 (MSB) if required (see MSB, Figure 6).

If insufficient range exists on any adjustment, then a separate adjustment for the weight of bits 5-through-the-LSB (see Sum B5 \rightarrow LSB, Figure 6) should be performed. This condition will probably not occur on bit 2, 3 and 4 but might occur on the MSB. If adjustment of the sum of bits 5-through-the-LSB is made, the trim procedure for all bits should be repeated. Obviously, since the procedure affects the weight of individual bits, it affects the overall gain of the DAC. The final step should be adjustment of gain (user supplied adjustment external to module).

USING AN EXTERNAL 6V REFERENCE

The DAC1136/1138 can be operated with an external reference connected to pin 53 of the module. The current drain on the external reference will be 1.125mA in bipolar mode or 0.125mA in unipolar mode (pin 46 should be left open and not grounded when using an external reference in the unipolar mode). When an external reference is used, pin 52, (the output of the internal reference) is left open.

Codi Semiconductor manufactures a reference module called Certavolt¹ with a 10 volt output accurate to 0.001%. This output is temperature compensated to within 1ppm/°C from +15°C to +55°C. The Certavolt requires a power supply of +28V dc @ 20mA. To convert the +10 volt output of the Certavolt to the +6 volt required by the DAC, the circuit shown in Figure 5 is recommended.

¹ Certavolt is a registered trade name by Codi Semiconductor.






Figure 5. DAC1136/1138 with External Precision Reference

OUTLINE DIMENSIONS AND PIN DESIGNATIONS

Dimensions shown in inches and (mm).



- NOTES:
 1. PINS: 0.019 ± 0.001 DIA.
 2. GRID AND MARKINGS NEXT TO PINS ARE FOR REFERENCE ONLY AND DO NOT APPEAR ON UNIT.
 3. PINS 27 AND 29 ARE NOT PRESENT ON DAC1136.

ASSEMBLY INSTRUCTIONS

CAUTION: This module is not an embedded assembly and is not hermetically sealed. Do not subject to a solvent or water-wash process that would allow direct contact with free liquids or vapors. Entrapment of contaminants may occur, causing performance degradation and permanent damage. Install after any clean/wash process and then only spot clean by hand.


FEATURES

Registers, D/A, Amplifier in Single Hybrid
Deglitched Voltage Output
6MHz Update Rate

APPLICATIONS

Vector Scan Displays
Analytical Instrumentation
Digital VCOs
Military Systems

HDD-1206 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The Analog Devices HDD-1206 D/A converter combines innovative design techniques with remarkable hybrid construction to achieve deglitched voltage outputs at digital update rates as high as 6MHz.

Despite its small size and low power, the HDD-1206 provides the user with a complete solution to demanding applications which require the conversion of high-speed digital inputs into deglitched analog output voltages.

The unit is housed in an industry standard 32-pin hybrid and contains all the necessary circuit components to provide analog outputs at high update rates without the need for designing external circuits. Input registers, current-output D/A, deglitching circuits, and an output amplifier are all included inside the HDD-1206.

With the deglitching problem solved in a single package, the user of the HDD-1206 is able to incorporate the solution into his system with a minimum of design effort. User involvement is limited to the simple task of establishing the "hold" time for an optimum value by selecting the correct resistor value.

After that step is accomplished, the addition of a low-pass filter at the output of the D/A assures a "clean" voltage representation of the 12 bits of digital information applied to the inputs at video update rates.

The HDD-1206 is available in 32-pin dual in-line ceramic packages.

PIN DESIGNATIONS
HDD-1206

PIN	FUNCTION	PIN	FUNCTION
1	GROUND	17	GROUND
2	TEST POINT	18	GROUND
3	BIT 1 (MSB)	19	GROUND
4	BIT 2	20	GROUND
5	BIT 3	21	GROUND
6	BIT 4	22	GROUND
7	BIT 5	23	GROUND
8	BIT 6	24	GROUND
9	BIT 7	25	+15V
10	BIT 8	26	-15V
11	BIT 9	27	D/A OUTPUT
12	BIT 10	28	GAIN ADJUST
13	BIT 11	29	BIPOLAR
14	BIT 12 (LSB)	30	OUTPUT
15	+5V	31	HOLD ADJUST
16	GROUND	32	STROBE

SPECIFICATIONS (typical @ +25°C with nominal power supplies and 1kΩ output load unless otherwise noted)

Model	HDD-1206JW			HDD-1206SM			Units
	Min	Typ	Max	Min	Typ	Max	
RESOLUTION		12			*		Bits
LSB WEIGHT (FS = 10.24V)		2.5			*		mV
ACCURACY (Linearity)			±0.0125			*	% FS
Differential Nonlinearity		± 1/2			*		LSB
Zero Offset ¹ (Initial)		± 35	± 50		*	*	mV
Monotonicity		Guaranteed			*		
TEMPERATURE COEFFICIENTS							
Linearity		5			*		ppm/°C
Gain		60			*		ppm/°C
Offset		100			*		ppm/°C
DYNAMIC CHARACTERISTICS²							
Settling Time to ½LSB					*		μs
± 5.12V FS Change		2			*		ns
1LSB Change		60			*		ns
Internal Current D/A		50			*		ns
Slew Rate		25			*		V/μs
Gain		Adjustable			*		V/V
DIGITAL DATA INPUTS							
Logic Compatibility		TTL(S)			*		
Logic Levels							
"1"	+ 2.4		+ 5	*		*	V
"0"	0		+ 0.4	*		*	V
Load (each bit)		One Standard			*		TTL(S) Load
Coding (see Table on last page)		Complementary Binary (CBN); Complementary Offset Binary (COB)			*		
STROBE INPUT							
Logic Compatibility		TTL			*		
Logic Levels							
"1"	+ 2.4		+ 5	*		*	V
"0"	0		+ 0.4	*		*	V
Load		One Standard			*		TTL Load
Risetime/Falltime (10% - 90%)			15			*	ns
Width	50		.65/word rate	*		*	ns
Frequency (see chart below)			6			*	MHz
OUTPUT (see Coding Table)							
R _{FB} = 1,000Ω							
Bipolar Voltage ³		± 2.56			*		V
Unipolar Voltage		0 to - 5.12			*		V
Current	8			*			mA
R _{FB} = 2,000Ω							
Bipolar Voltage		± 5.12			*		V
Current	8			*		*	mA
Residual Glitch		50	100		*	*	mV
Output Impedance		0.1	1		*	*	Ω
Capacitive Loading		1,000			*		pF
POWER REQUIREMENTS							
+ 15V ± 3% Current		55	60		*	*	mA
- 15V ± 3% Current		30	35		*	*	mA
+ 5V ± 5% Current		135	165		*	*	mA
Power Supply Rejection Ratio		2			*		mV/V
Power Dissipation		1.95	2.25		*	*	W
TEMPERATURE RANGE							
Operating ⁴	0		+ 70	- 55		+ 125	°C
Storage	- 55		+ 125	*		*	°C
THERMAL RESISTANCE⁵							
Junction to Air, θ _{ja} (free air)		32			*		°C/W
Junction to Case, θ _{jc}		13			*		°C/W
MTBF⁶							
Mean Time Between Failures				3.015 × 10 ⁵			Hours
PACKAGE OPTIONS⁷							
Ceramic (DH-32A)		HDD-1206JW			HDD-1206SM		
Metal (DH-32C)							

NOTES

¹Adjustable to zero.

²All dynamic characteristics are based on FS = ± 5.12V; R_{FB} = 2,000Ω.

³With R_{FB} = 1k, analog output voltages are half those shown in Table on last page.

⁴Case Temperature.

⁵Maximum junction temperature is 150°C.

⁶Calculated per MIL-HDBK 217, Ground; Fixed; Case Temperature = 60°C.

⁷See Section 13 for package outline information.

*Specifications same as HDD-1206JW.

Specifications subject to change without notice.

THEORY OF OPERATION

The equivalent circuit for the for the HDD-1206 D/A converter is shown in functional block diagram.

The unit consists of input registers, fast-settling current output D/A, output amplifier, timing generator, and associated circuits.

The purpose of the input register circuits is to de-skew the input bits and assure their simultaneous arrival at the input of the current D/A. This is critical because time skew on the input data bits is a major contributor to discontinuities, or "glitches," in the analog output of a D/A.

The Timing Generator includes a Track & Hold circuit and generates the required internal pulses for operation whenever it receives a Strobe input pulse. See Figure 1, the HDD-1206 timing diagram.




Figure 1. HDD-1206 Timing Diagram (Digital Inputs not Changing)

As shown, the Strobe pulse is a positive-going TTL pulse supplied by the user of the HDD-1206. Internal timing circuits establish the maximum 55ns delay from the leading edge of the Strobe pulse to the leading edge of the T/H (Track/Hold) pulse; and the maximum 10ns delay from the leading edge of the T/H pulse to the leading edge of the Register pulse. The data from the input registers are strobed into the current D/A at the end of this 65ns interval, so they must be valid by that time.

The user determines the width of the T/H pulse (and the Register pulse) by selecting the value of the R_{HOLD} resistor. See Figures 1 and 2. As shown, the width of the Hold pulse can vary from approximately 30ns to approximately 100ns by using resistor values from 1k to 5k, respectively.




Figure 2. Hold Time vs. R_{HOLD}

For most applications, a value of 3.6k Ω and a pulse width of approximately 85ns is the optimum choice. This pulse width will "hold" the analog output of the HDD-1206 D/A until the "glitch" resulting from the most recent update has passed, without infringing on the word rate capabilities of the HDD-1206.

CURRENT-OUTPUT D/A CONVERTERS

A brief review of the salient characteristics of current D/A converters may be a useful approach to understanding the operation of the HDD-1206 unit.

Current-switching D/A converters are inherently faster than voltage-output types because of the absence of an output amplifier. This means current-switching converters have no slew rate limitation which can slow settling; nor are they subject to the overshoot and ringing problems often associated with feedback amplifiers.

Both current-switching and voltage-output converters display a discontinuity, or "glitch," in their analog outputs because of the basic characteristic of saturated logic (TTL is an example) which causes the propagation delay to be less for negative-going inputs than it is for positive-going inputs.

This difference in propagation delay manifests itself as a "worst case glitch" at the major carry point, or mid-scale, of the output range of the current converter. This is the point at which nearly equal and opposite currents are being switched within the converter.

The "glitch" at mid-scale, the switching point of the Most Significant Bit (MSB), will be halved at the $\frac{1}{4}$ and $\frac{3}{4}$ points; halved again at the $\frac{1}{8}$ and $\frac{7}{8}$ points, etc. The amplitude of the "glitch," therefore, is a function of signal dynamics and cannot be eliminated with filtering.

The variations in glitch amplitude caused by signal dynamics create a multitude of intermodulation (IM) products, some of which fall into the video pass-band as spurious signals, and increased noise level. These IM products are also relatively immune to elimination by filtering.

The amplitude of the glitch can be reduced by de-skewing the input bits; but no amount of de-skewing or filtering can negate the physics of saturated logic which cause the glitch to be generated initially.

The best solution, then, is to cause the glitch to remain a constant across the entire output range of the converter. The efficiencies of the circuit will be enhanced if the solution can also permit using the full drive capabilities of the current-output D/A in either unipolar or bipolar modes of operation.

The design approach used in the Analog Devices HDD-1206 D/A converter accomplishes these desired goals and provides voltage outputs at high update rates.

NOTES ON DEGLITCHING

Refer again to the equivalent circuit for the HDD-1206. The data bits are applied through the input register to the current-output D/A converter, which is capable of supplying up to 5.12mA of output current.

The output of the current D/A, in turn, is applied to the input of the output amplifier via strapping external to the HDD-1206. The Timing Generator supplies the necessary pulses and timing to apply signals to the current D/A and output amplifier after the initial glitch caused by the digital inputs has subsided.

The digital "1" (Hold) level of the T/H pulse causes the switch at the input of the amplifier to open, holding the last value of the current D/A converter. During this hold interval, the switching transients caused by updating digital inputs are masked from the amplifier, thereby avoiding HDD-1206 output discontinuities whose amplitude would be a function of signal dynamics.

Ten nanoseconds after the T/H pulse goes to the digital "1" level, the register pulse also changes state from "0" to "1".

This transition moves the output of the current D/A to the new value established by the most recent digital inputs applied to the HDD-1206.

Any change in the current D/A output has stabilized by the time the T/H pulse returns to the digital "0" (Track) level. Re-establishing the track mode closes the switch at the input of the amplifier and the output of the HDD-1206 moves to the new analog value dictated by the digital input word.

As shown in Figure 1, the output of the HDD-1206 will contain switching transients associated with the T/H pulse. But these "glitches" will be constant in amplitude and duration and will occur at the update rate, since they are a function of the strobe pulse applied by the user.

These switching transients will settle out in approximately 500ns, and will have uniform amplitude over the complete analog output range of the D/A. For strobe rates of 2MHz and above, the settling interval switching from "hold" to "track", and vice versa, will produce a constant dc offset on the output. The HDD-1206 is not intended to get rid of all glitches per se; it is designed to provide a constant-amplitude glitch.

When the area under the transient curve is held constant, the frequency spectrum of the glitch is a fine line, i.e., a single-line spectrum at the sample rate frequencies, and harmonics of the sample frequency.

The HDD-1206 effectively eliminates the IM products discussed above. When it does, the signal-to-noise (S/N) ratio approaches that of an ideally-quantized signal, where the rms noise is $q/\sqrt{12}$, when frequencies above Nyquist are filtered out.

GLITCH VS. PEDESTAL

In addition to the "glitch" which is a characteristic of current D/As, the track & hold used in the HDD-1206 also contributes an anomaly to the output signal.

Refer to Figure 3. This diagram compares the "glitch" created by the HDD-1206 to the pedestal created by the internal T/H circuits.




Figure 3. Pedestal/Glitch Relationship

As shown, the "glitch" is a transient signal which remains constant in width and amplitude over the entire output range, at all update rates. The pedestal, on the other hand, is an offset signal whose amplitude can vary (because of switching transient settling) as a function of hold time and word rate.

This pedestal is caused by charge transfer associated with the hold capacitor; the transfer occurs when the HDD-1206 circuits are switched from a "track" to "hold" condition. The pedestal is basically an offset error in the HDD-1206 output and can be compensated with the Offset Adjust when the unit is installed in the user's system.

Figure 3 is not drawn to scale; there is no attempt to imply the identified elements have precisely that relationship to one another. They are exaggerated for illustrative purposes.

Applications

Bipolar connections for the HDD-1206 D/A converter are shown in Figure 4. As indicated, a unipolar negative output is accomplished by connecting Bipolar Pin 29 to ground, instead of to Pins 27 and 28.




Figure 4. HDD-1206 Bipolar Connections

The output voltage swing is established by the value of feedback resistor R_{FB} . The table below indicates output levels for both unipolar and bipolar operation, with feedback resistors of either 1,000 Ω or 2,000 Ω .

Hold resistor R_{HOLD} connected between the +5V supply and Pin 31 sets the width of the Hold mode of the T/H pulse. Test Point Pin 2 is used for observing the pulse.

The Offset Adjust potentiometer is used to set the desired analog output of the HDD-1206 and can be used to help assure correct voltages are present when the D/A is installed in the system.

When operated in a unipolar mode with digital "0" applied to all inputs but no continuous strobe pulses applied, the Offset Adjust is set for an analog output of -5.12V or less 1LSB, with 1k for the value of R_{FB} . (NOTE: At least one strobe pulse needs to be applied to latch the input data into the registers.)

If the HDD-1206 is installed in a system and the strobe pulse is applied continuously, the Offset Adjust is calibrated for the desired output value with a digital "0" applied to all input pins.

HDD-1206 ANALOG OUTPUT WITH 1k Ω LOAD

Digital Inputs	Complementary Offset Binary (COB) Bipolar Output $R_{FB} = 2k$	Complementary Binary (CBN) Unipolar Negative Output $R_{FB} = 1k$
111...111	+5.12 (+FS)	0.0000 (0)
111...110	+5.1175	-0.00125 (+1LSB)
110...000	+2.5625 (+1/2FS)	-1.27875
101...111	+2.56	-1.28 (1/4)
100...000	+0.0025 (+1LSB)	-2.55875
011...111	0.0000	-2.56 (1/2)
010...000	-2.5575 (-1/2FS)	-3.83875
001...111	-2.56	-3.84 (3/4)
000...001	-5.1150	-5.1175
000...000	-5.1175 (-FS - 1LSB)	-5.11875 (FS - 1LSB)

ORDERING INFORMATION

Model HDD-1206JW D/A converter is housed in a ceramic package, the model HDD-1206SM is a hermetically sealed version; outline dimensions are shown elsewhere.

Mating individual pin sockets are available from AMP. Part number 6-330808-0 are knockout end type; 6-330808-3 are open end type.


FEATURES

Update Rates to 150MHz
 Low Glitch Energy
 Complete Composite Inputs
 Single -5.2V Power Supply
 Military Temperature Range Available

APPLICATIONS

Raster Scan Displays
 Color Graphics
 Analytical Instrumentation
 TV Video Reconstruction

HDG SERIES FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The HDG-Series D/A Converters have become the standard of comparison for fast-settling D/A's with complete composite inputs.

The units are available in three resolutions, or levels, of Gray Scale output. The HDG-0405 accepts four bits (16 levels) of digital input; the HDG-0605 has six bits (64 levels); and the HDG-0805 is an eight-bit (256 levels) device.


All versions have complete composite controls, including self-contained, digitally-controlled sync and blanking; and a reference white control input to help assure compatibility with EIA Standards RS-170, RS-330, and RS-343-A. Their performance is enhanced even more with a 10% bright input capability.

Output impedance on all units is 75 ohms and their full-scale output current is capable of developing standard video levels across video loads. In addition to all of these characteristics

which make them easy to incorporate into circuits, the need for a single -5.2V power supply also adds to their attractiveness.

Model numbers without suffixes designate the "original" HDG Series D/A Converters and are housed in 24-pin metal packages. Model numbers which include suffixes make use internally of the Analog Devices Model AD9700 to obtain better performance at a lower price; these devices are housed in ceramic DIP packages.

The "BD" and "BW" versions in the newer (suffixed) units are close equivalents to the original design, but a number of advantages accrue by using the newer units. Note particularly the parameters for linearity tempo; strobe input loading; Composite Sync and Composite Blanking outputs; Power Supply Rejection Ratio (PSRR); supply current; and power dissipation. Conversely, the original design is slightly better in terms of voltage settling time, glitch energy, and output compliance.



Typical Raster Scan Display System

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	HDG-0405	HDG-0605	HDG-0805	HDG-0405BD/ BW/SD	HDG-0605BD/ BW/SD	HDG-0805BD/ BW/SD
RESOLUTION	Bits	4	6	8	4	6	8
LEAST SIGNIFICANT BIT (LSB)							
WEIGHT							
Voltage (adjustable)	mV	40	10	2.5	40	10	2.5
Current (adjustable)	μA	1067	267	67	1067	267	67
ACCURACY (GS = Gray Scale; FS = Full-Scale)							
Linearity	±% GS	3.2	0.8	0.2	3.2	0.8	0.2
Differential Linearity	±% GS, max	3.2	0.8	0.2	3.2	0.8	0.2
Zero Offset (Initial)							
Voltage	mV, max	0.9	*	*	*	*	*
Monotonicity		Guaranteed	*	*	*	*	*
TEMPERATURE COEFFICIENTS							
Linearity	ppm/°C (max)	20 (35)	*	*	15 (30)	**	**
Gain	ppm/°C (max)	50 (125)	*	*	*	*	*
Zero Offset	ppm/°C (max)	10 (15)	*	*	*	*	*
DYNAMIC CHARACTERISTICS – GRAY SCALE OUTPUT ¹							
Settling Time (0V to FS GS change)	% GS;	6.4	1.6	0.4	6.4	1.6	0.4
Voltage	ns (max)	4 (5)	6 (8)	8 (10)	5 (6)	7 (9)	9 (11)
Update Rate ²	MHz (min)	150 (125)	*	*	*	*	*
Slew Rate	V/μs	200	*	*	*	*	*
Rise Time	ns	2	*	*	*	*	*
Glitch Energy ³	pV-s	50	*	*	80	**	**
DIGITAL DATA INPUTS							
Logic Compatibility		ECL	*	*	*	*	*
Coding		Complementary Binary (CBN)	*	*	*	*	*
Logic Levels							
“1”	V (min/max)	-0.9 (-1.1/-0.6)	*	*	*	*	*
“0”	V (min/max)	-1.7 (-2.0/-1.5)	*	*	*	*	*
Loading (each bit)		5pF and 50kΩ to -5.2V	*	*	*	*	*
STROBE INPUT							
Logic Compatibility		ECL	*	*	*	*	*
Logic Levels							
“1”	V (min/max)	-0.9 (-1.1/-0.6)	*	*	*	*	*
“0”	V (min/max)	-1.7 (-2.0/-1.5)	*	*	*	*	*
Loading		50pF and 5kΩ to -5.2V	*	*	5pF and 50kΩ to -5.2V	**	**
Setup Time (Data)	ns, min	2.5	*	*	*	*	*
Hold Time (Data)	ns, min	1.5	*	*	*	*	*
Propagation Delay	ns (max)	3 (4)	*	*	*	*	*
10% BRIGHT, REFERENCE WHITE, COMPOSITE SYNC, AND COMPOSITE BLANKING INPUTS							
Logic Compatibility		ECL	*	*	*	*	*
Logic Levels							
“1”	V (min/max)	-0.9 (-1.1/-0.6)	*	*	*	*	*
“0”	V (min/max)	-1.7 (-2.0/-1.5)	*	*	*	*	*
Loading		5pF and 50kΩ to -5.2V	*	*	*	*	*
SPEED PERFORMANCE – CONTROL INPUTS							
Settling Time to 10% of Final Value for:							
10% Bright	ns (max)	8 (10)	*	*	*	*	*
Reference White	ns (max)	8 (10)	*	*	*	*	*
Composite Sync	ns (max)	8 (10)	*	*	*	*	*
Composite Blanking	ns (max)	8 (10)	*	*	*	*	*
SETUP CONTROL							
Ground	mV (IRE Units)	0 (0)	*	*	*	*	*
Open	mV (IRE Units)	71 (10)	*	*	*	*	*
-5.2V	mV (IRE Units)	142 (20)	*	*	*	*	*
ANALOG OUTPUT							
GS Current	mA (±1%)	0 to -16	0 to -16.8	0 to -17	0 to -16	0 to -16.8	0 to -17
GS Voltage ⁴	mV	0 to -600	0 to -630	0 to -637.5	0 to -600	0 to -630	0 to -637.5
Compliance	V	-1.1 to +1.1	*	*	-1.2 to +0.1	**	**
Internal Impedance	Ω(min/max)	75 (71/79)	*	*	*	*	*

Parameter	Units	HDG-0405	HDG-0605	HDG-0805	HDG-0405BD/ BW/SD	HDG-0605BD/ BW/SD	HDG-0805BD/ BW/SD
OUTPUT - REFERENCE WHITE⁵							
Current							
Logic "1"	mA (± 4%)	Normal Operation	*	*	*	*	*
Logic "0"	mA (± 4%)	0 or -1.9	*	*	*	*	*
Voltage							
Logic "1"	mV (± 4%)	Normal Operation	*	*	*	*	*
Logic "0"	mV (± 4%)	0 or -71	*	*	*	*	*
OUTPUT - 10% BRIGHT⁶							
Current							
Logic "1"	mA (± 5%)	-1.9	*	*	*	*	*
Logic "0"	mA (± 5%)	0	*	*	*	*	*
Voltage							
Logic "1"	mV (± 5%)	-71	*	*	*	*	*
Logic "0"	mV (± 5%)	0	*	*	*	*	*
OUTPUT - COMPOSITE SYNC^{6,7}							
Current							
Logic "1"	mA (± 4%)	0	*	*	*	*	*
Logic "0"	mA (± 4%)	-7.6	*	*	-8.6	-7.8	-7.6
Voltage							
Logic "1"	mV (± 4%)	0	*	*	*	*	*
Logic "0"	mV (± 4%)	-285	*	*	-322.5	-292.5	-285
OUTPUT - COMPOSITE BLANKING^{6,7} (Assumes Setup is Open, Which is Equivalent to 10 IRE Units)							
Current							
Logic "1"	mA (± 4%)	0	*	*	*	*	*
Logic "0"	mA (± 4%)	-1.9	*	*	-2.9	-2.1	-1.9
Voltage							
Logic "1"	mV (± 4%)	0	*	*	*	*	*
Logic "0"	mV (± 4%)	-71	*	*	-108.7	-78.7	-71
POWER REQUIREMENTS							
-5.2V ± 0.25V ⁸	mA (max)	200 (225)	260 (290)	320 (360)	125 (140)	**	**
Power Supply							
Rejection Ratio	%/%	1/1	*	*	0.005/1	**	**
Power Dissipation	mW (max)	1040 (1170)	1350 (1510)	1665 (1875)	650 (730)	**	**
TEMPERATURE RANGE							
Operating (Case) ⁹	°C	-25 to +85	*	*	*(BD and BW)	*(BD and BW)	*(BD and BW)
Operating ("SD" Case)	°C				-55 to +125	-55 to +125	-55 to +125
Storage	°C	-55 to +150	*	*	*	*	*
THERMAL RESISTANCE¹⁰							
Junction to Air, θ_{ja} (free air)	°C/W, max	45	*	*	*	*	*
Junction to Case, θ_{jc}	°C/W, max	12	*	*	*	*	*
MTBF¹¹							
Mean Time Between Failures	Hours						3.23×10^5
PACKAGE OPTIONS¹²							
M-24A		HDG-0405	HDG-0605	HDG-0805			
DH-24B					HDG-0405BD	HDG-0605BD	HDG-0805BD
					HDG-0405BW	HDG-0605BW	HDG-0805BW
					HDG-0405SD	HDG-0605SD	HDG-0805SD

NOTES

- ¹Settling to GS percentage includes FS and MSB transitions. Inherent 3ns register delay (50% points) is not included.
- ²Minimum update rates limited by full-scale settling time for useable number of bits for each converter.
- ³Units can be updated to 150MHz with settling degradation.
- ⁴Glitch can be reduced with glitch adjustment.
- ⁵LSB value used for calibration causes Gray Scale output to be 637.5mV rather than 643mV shown in idealized composite waveform; both values are well within the output and EIA Standard RS-170 tolerances.
- ⁶Effect on analog output of logic "0" at Reference White input depends on 10% Bright signal input (See Table I).
- ⁷10% Bright, Composite Sync, and Composite Blanking outputs shown add to Gray scale analog output at Pin 18 (See Table I).
- ⁸Composite Sync or Composite Blanking control signals reset input registers. Composite Sync or Composite Blanking should not be operated simultaneously with Reference White.
- ⁹Power supply must have less than 5mV p-p ripple.
- ¹⁰Operating temperature -55°C to +125°C on "SD" units.
- ¹¹Maximum junction temperature = 150°C.
- ¹²Calculated for HDG-0805SDB using MIL HNBK-217; Ground Fixed; +25°C Ambient.
- ¹³See Section 13 for package outline information.
- * Specification same as HDG-0405.
- ** Specification same as HDG-0405BD/BW/SD.
- Specifications subject to change without notice.

PIN DESIGNATIONS

Pin	Function	Pin	Function
12	GROUND	13	GLITCH ADJUST
11	BIT 8 (LSB)	14	GROUND
10	BIT 7	15	GROUND
9	BIT 6	16	GROUND
8	BIT 5	17	GROUND
7	STROBE	18	ANALOG OUTPUT
6	BIT 4	19	COMPOSITE SYNC
5	BIT 3	20	SETUP
4	BIT 2	21	10% BRIGHT
3	BIT 1 (MSB)	22	COMPOSITE BLANKING
2	-5.2V	23	REFERENCE WHITE
1	GROUND	24	-5.2V

NOTES: For HDG-0605 units, Pin 9 is LSB; Pins 10 and 11 are present but not used. For HDG-0405 units, Pin 6 is LSB; Pins 8, 9, 10, and 11 are present but not used. Connect Pins 1, 12, and 14-17 together and to low-impedance ground plane as close to case as possible.

USING HDG-SERIES UNIT FOR RASTER SCAN

Refer to the block diagram of the HDG-Series D/A Converter and the idealized composite output waveform.

The digital input bits represent the Gray Scale values (the discrete levels between Reference Black and Reference White) in a composite video signal. For HDG-0405 units, there are 16 (2^4) of these levels; for the HDG-0605, 64 (2^6) levels; and for the HDG-0805, 256 (2^8) levels.

The input bits are applied to Pins 3-6 (only, for the HDG-0405), and Pins 8 and 9 for the HDG-0605; or Pins 8-11 for the HDG-0805.

The output analog signal (at Pin 18) will be a function of these digital inputs. The output will also be affected by the ECL levels at the control inputs of 10% Bright, Reference White, Composite Sync, and Composite Blanking; and the level of the control signal (expressed in terms of IRE units) at the Setup input.

The total effect of these combined signals can be illustrated in a truth table format if arbitrary values are assigned for Gray scale inputs, and various combinations of control inputs are selected.

Refer to Table I.

DIGITAL INPUTS VS. ANALOG OUTPUT

BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7	BIT 8	10% BRIGHT	REF. WHITE	BLANK-ING	COMP. SYNC	ANALOG OUTPUT IN mV ¹ (HDG-0805BD/BW/SD)
1	1	1	1	1	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1	-71
1	0	0	0	0	0	0	0	0	1	1	1	-320
0	0	0	0	0	0	0	0	0	1	1	1	-637.5
0	0	0	0	0	0	0	0	1	1	1	1	-708.5
X	X	X	X	X	X	X	X	0	0	1	1	0
X	X	X	X	X	X	X	X	1	0	1	1	-71
X	X	X	X	X	X	X	X	0	1	0	1	-637.5 ²
X	X	X	X	X	X	X	X	0	1	0	1	-708.5mV ³
X	X	X	X	X	X	X	X	0	1	0	1	-779.5mV ⁴
X	X	X	X	X	X	X	X	0	1	0	0	-922.5mV ²
X	X	X	X	X	X	X	X	0	1	0	0	-993.5mV ³
X	X	X	X	X	X	X	X	0	1	0	0	-1064.5mV ⁴
X	X	X	X	X	X	X	X	1	1	0	0	-993.5mV ²
X	X	X	X	X	X	X	X	1	1	0	0	-1064.5mV ³
X	X	X	X	X	X	X	X	1	1	0	0	-1135.5mV ⁴

NOTES

¹Values are for Gray Scale output of 8-bit D/A's. To determine full-scale Gray Scale output for 4-bit units, subtract total value of 4 LSB's (37.5mV) from 8-bit output shown. To determine output of 6-bit units, subtract total value of 2 LSB's (7.5mV) from 8-bit output shown.

²Setup (Pin 20) grounded. (0 IRE units)

³Setup (Pin 20) open. (10 IRE units)

⁴Setup (Pin 20) to -5.2V (20 IRE units)

Actual analog output value of -637.5mV is different from ideal value of -643mV because of LSB value used in calibration.

Table I. Digital Inputs vs. Analog Output

As the footnote to the table points out, the actual full-scale (-637.5mV) output of the HDG units is different from the ideal -643mV output shown in the composite waveform.

The two are different because Analog Devices uses 2.5mV for weighting the LSB during calibration of the converter. The disparity does not cause any problems in using the device, since both the ideal value and the actual value are well within the tolerances of the output and the RS-343 standard.

Referring again to the block diagram, the Strobe input applied to the HDG D/A clocks the input registers when the strobe signal makes the transition from a logic "0" to a logic "1". The purpose of the registers is to remove time skew from the digital input bits and minimize perturbations or "glitches" in the analog output signal.

A logic "0" applied to either the Composite Sync or Composite Blanking input (on the HDG-0805) resets the input registers to 00 000 000. The analog output at Pin 18 will be -922.5mV (-637.5mV plus -285mV) if the Composite Sync input is operated; this is not affected by the value of IRE units at the Setup input.

A logic "0" signal applied to the Reference White input sets the input registers, thereby overriding the video input word. When this occurs, the analog output of the converter goes to 0V or to -71mV , depending upon whether or not the 10% Bright signal is also operated.

When Composite Blanking is operated, the analog output will go to its full-scale value of -637.5mV plus some additional amount, as determined by the voltage at Setup. The -71mV example used in the Specifications section of the data sheet is based on the Setup input floating, which is equivalent to 10 IRE units. (For this example, the analog output would be 708.5mV .)

Details on the connections for using a Model HDG-0805 D/A Converter in composite video applications are shown in Figure 2.




Figure 1. Composite Output Waveform




Figure 2. HDG-0805 Typical Connection Diagram

Ground pins 1, 12, and 14 – 17 are shown connected together and to ground near the unit; this is the recommended procedure for obtaining optimum performance, especially in high-speed applications. A large ground plane is a "must."

The performance of the HDG devices can be enhanced with external bypass capacitors which will supplement the internal components. Low-frequency bypassing should be provided with a $1\mu\text{F}$ (or larger) tantalum capacitor between the -5.2V supply pin and ground. High-frequency bypassing can be provided with ceramic capacitors of $0.1\mu\text{F}$ or larger. All bypass capacitors should be tied as closely as possible to the -5.2V supply pins on the hybrid.

The external potentiometer shown connected to Pin 13 changes the threshold of the internal current switches and can reduce the amount of glitch from its typical 50pV -s to a lesser value for those applications which require it.

Figure 3 is a photo of the mid-scale glitch of a Model HDG-0805 D/A Converter; the measurement was made using the 50-ohm input of a sampling scope as the termination for the D/A.




Figure 3. Midscale Glitch

The output of the converter was connected directly to the scope, using appropriate BNC fittings, rather than a scope probe. As shown, positive and negative glitch excursions are approximately equal and opposite with values of 30 picovolt-seconds each; net glitch energy is approximately zero. In those instances where the two are unequal, the glitch adjust circuit shown in Figure 1 can be used to compensate for differences between them.

For best performance, standard 24-pin hybrid sockets should be avoided. Individual pin sockets are preferable for evaluating devices; in final designs, the D/A should be soldered directly into the printed circuit board without sockets.

If it is necessary to route digital signals and/or strobe signals for distances greater than one inch (2.54cm), microstrip techniques should be used. Otherwise, the performance of the D/A converter may be affected adversely.

The power supply rejection ratio (PSRR) of the basic HDG-Series units is 1:1; in the units bearing suffix designators, it is 0.005/1. In the basic units, their PSRR means a 1% change in the $-5.2V$ power supply voltage will cause a 1% change at the output of the converter. This usually presents no problems in using the HDG-0405 or HDG-0605 devices, since even a 5mV ripple on the power supply translates into less than 1/2LSB error at the output of those units.

If regulation is desired or needed for 8-bit converters, use an LM120 or equivalent 3-terminal negative regulator. When the $-5.2V$ supply is highly regulated, it may help counteract changes in output caused by time and temperature.

Figure 4 shows a circuit capable of supplying a precise $-5.2V$ supply for the HDG-Series converters.

This circuit uses an AD584 and AD OP-07 to achieve an ultra stable $-5.2V$ power supply input to the D/A.




Figure 4. Precision $-5.2V$ Supply

ORDERING INFORMATION

There are 12 versions of converters in the standard HDG-Series of D/A's. For a temperature range of $-25^{\circ}C$ to $+85^{\circ}C$, specify the HDG-0405, HDG-0405BD, or HDG-0405BW; HDG-0605, HDG-0605BD, or HDG-0605BW; or the HDG-0805, HDG-0805BD, or HDG-0805BW. For a military temperature range of $-55^{\circ}C$ to $+125^{\circ}C$, specify HDG-0405SD, HDG-0605SD, or HDG-0805SD. In these model numbers, the "D" in the suffix indicates a ceramic, hermetically-sealed DIP; and the "W" indicates a non-hermetic ceramic DIP. Units without suffixes are housed in 24-pin metal packages.

Versions are available screened to military requirements, with an "SDB" suffix on the model number; contact the factory for details. In addition, it is also possible to order HDG units with synchronous functions on a "special order" basis; these are available only for those devices containing suffixes in the part number.

DEFINITION OF VIDEO TERMS

BLANKING LEVEL

The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the Front Porch or Back Porch. At 0 IRE Units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

COLOR VIDEO (RGB)

This usually refers to the technique of combining the three primary colors of Red, Green, and Blue to produce color pictures within the usual spectrum. In RGB monitors, three HDG Series DACs would be required, one for each color.

COMPOSITE SYNC SIGNAL (SYNC)

The portion of the composite video signal which synchronizes the scanning process.

COMPOSITE VIDEO SIGNAL

The video signal with or without setup, plus the composite SYNC signal.

GRAY SCALE

The discrete levels of video signal between Reference Black and Reference White levels. A 10-bit DAC contains 1,024 different levels, while an 8-bit DAC contains 256 (2^8).

RASTER SCAN

The most basic method of sweeping a CRT one line at a time to generate and display images. This method is used in commercial television in the USA.

REFERENCE BLACK LEVEL

The maximum negative polarity amplitude of the video signal.

REFERENCE WHITE LEVEL

The maximum positive polarity amplitude of the video signal.

SETUP

The difference between the Reference Black level and the blanking level. This should not be confused with setup as used with digital logic.

SYNC LEVEL

The peak level of the composite SYNC signal.

VIDEO SIGNAL

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

HDG-0407/HDG-0807


FEATURES

Update Rates to 50MHz
Low Glitch
Complete Composite Inputs
Single +5V Power Supply
TTL-Compatible Inputs
Directly Drives 75Ω to Ground

APPLICATIONS

Raster Scan Displays
Color Graphics
Analytical Instrumentation
TV Video Reconstruction

HDG-0407/HDG-0807 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The HDG-0807/0407 D/A Converters are extensions of the technology and capabilities of the HDG-Series high-speed raster scan D/A converters. They offer the user increased flexibility because of their ability to operate on a single +5V power supply, and their compatibility with TTL signals.


The units are available in two resolutions, or levels, of Gray Scale output. The HDG-0407 accepts four bits (16 levels) of digital input; and the HDG-0807 is an eight-bit (256 levels) device.

All versions have complete composite controls, including self-contained, digitally-controlled sync and blanking; and a reference

white control input to help assure compatibility with EIA Standards RS-170, RS-330, and RS-343-A. Performance is enhanced even more with a 10% bright input capability.

Output impedance is 75Ω and the full-scale output current is capable of developing standard video levels across video loads. An output current mirror shifts the output to ground reference while attenuating power supply noise by means of common-mode rejection.

Model numbers with "BW" suffixes are housed in 24-pin non-hermetic ceramic dual-in-line packages. Versions with "BD" suffixes are housed in hermetically-sealed ceramic DIP packages.



HDG-0407/0807 Composite Waveform

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	HDG-0407BD/BW	HDG-0807BD/BW
RESOLUTION	Bits	4	8
LEAST SIGNIFICANT BIT (LSB) WEIGHT			
Voltage (adjustable)	mV	40	2.5
Current (adjustable)	μA	1067	67
ACCURACY (GS = Gray Scale; FS = Full-Scale)			
Linearity	± % GS	3.2	0.2
Differential Linearity	± % GS, max	3.2	0.2
Zero Offset (Initial)			
Voltage	mV, max	50	*
Monotonicity		Guaranteed	*
TEMPERATURE COEFFICIENTS			
Linearity	ppm/°C (max)	15 (30)	*
Gain	ppm/°C (max)	350 (1,000)	*
Zero Offset	mV/°C (max)	1.0 (2.0)	*
DYNAMIC CHARACTERISTICS—			
GS OUTPUT¹			
Settling Time	% GS;	6.4	0.4
1LSB Midscale Voltage Change	ns (max)	8 (10)	14 (16)
0V to FS GS Voltage Change	ns (max)	10 (12)	15 (18)
Slew Rate	V/μs	250	*
Rise Time	ns	2.2	*
Glitch Impulse ²	pV-s	50	*
DIGITAL DATA INPUTS			
Logic Compatibility		TTL	*
Coding		Binary (BIN)	*
Logic Levels ³			
“1”	V (min/max)	(+3.8/+5.0)	*
“0”	V (min/max)	(0/+3.0)	*
Loading (each bit)		5pF and 2kΩ to +5V	*
Data Update Rate	MHz (Guaranteed)	50 (45)	*
STROBE INPUT			
Logic Compatibility		TTL	*
Logic Levels			
“1”	V (min/max)	(+2.5/+5.0)	*
“0”	V (min/max)	(0/+1.5)	*
Loading		1pF and 2.2kΩ to +4.4V	*
Setup Time (Data)	ns, min	3	*
Hold Time (Data)	ns, min	3	*
Propagation Delay	ns (max)	8	*
10% BRIGHT, REFERENCE WHITE, COMPOSITE SYNC, AND COMPOSITE BLANKING INPUTS			
Logic Compatibility		TTL	*
Logic Levels			
“1”	V (min/max)	(+3.8/+5)	*
“0”	V (min/max)	(0/+3.5)	*
Loading		5pF and 2kΩ to +5V	*
SPEED PERFORMANCE—			
CONTROL INPUTS			
Settling Time to 10% of Final Value for:			
10% Bright	ns (max)	15	*
Reference White	ns (max)	15	*
Composite Sync	ns (max)	15	*
Composite Blanking	ns (max)	15	*
SETUP CONTROL			
+5V	mV (IRE Units)	0 (0)	*
Open	mV (IRE Units)	53.25 (7.5)	*
ANALOG OUTPUT			
GS Voltage p-p ⁴	mV (±4%)	600	637.5
Compliance	V	-3 to +3	-3 to +3
Internal Impedance	Ω (min/max)	75 (71/79)	*
OUTPUT—REFERENCE WHITE⁵ (Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units)			
Voltage			
Logic “1”	mV (±4%)	Normal Operation	*
Logic “0”			
10% Bright @ “0”	mV	1046.75	*
10% Bright @ “1”	mV	975.75	*

PIN DESIGNATIONS (As Viewed from Bottom)

Pin	Function	Pin	Function
24	ANALOG GROUND	1	+5V
23	REFERENCE WHITE	2	DIGITAL GROUND
22	COMPOSITE BLANKING	3	BIT 1 (MSB)
21	10% BRIGHT	4	BIT 2
20	SETUP	5	BIT 3
19	COMPOSITE SYNC	6	BIT 4
18	ANALOG OUTPUT	7	STROBE
17	+5V	8	BIT 5
16	+5V	9	BIT 6
15	+5V	10	BIT 7
14	+5V	11	BIT 8 (LSB)
13	GLITCH ADJUST	12	+5V

NOTES: For HDG-0407 units, Pin 6 is LSB; Pins 8, 9, 10 and 11 are present but not used. For both units, connect Pins 2 and 24 together and to low-impedance ground plane as close to case as possible. +5V must be applied to all designated pins.

Parameter	Units	HDG-0407BD/BW	HDG-0807BD/BW
OUTPUT - 10% BRIGHT⁶			
Voltage			
Logic "1"	mV (± 4%)	0	*
Logic "0"	mV (± 4%)	71	*
OUTPUT - COMPOSITE SYNC^{6,7}			
Voltage			
Logic "1"	mV (± 4%)	0	*
Logic "0"	mV (± 4%)	285	*
OUTPUT - COMPOSITE BLANKING^{6,7} (Assumes Setup is Open)			
Voltage			
Logic "1"	mV (± 4%)	0	*
Logic "0"	mV (± 4%)	90.75	53.25
POWER REQUIREMENTS			
+ 5V to ± 0.25V	mA (max)	185 (225)	185 (225)
Power Supply			
Rejection Ratio	%V	0.025/0.25	0.025/0.25
Power Dissipation	mW (max)	925 (1125)	925 (1125)
TEMPERATURE RANGE			
Operating (Case)	°C	-25 to +85	*
Storage	°C	-55 to +150	*
THERMAL RESISTANCE⁸			
Junction to Air, θ_{JA} (Free Air)	°C/W, max	45	*
Junction to Case, θ_{JC}	°C/W, max	12	*
PACKAGE OPTION⁹			
DH-24B		HDG-0407BD HDG-0407BW	HDG-0807BD HDG-0807BW

NOTES

- ¹Settling to GS percentage includes FS and MSB transitions. Inherent 3ns register delay (50% points) is not included.
 - ²Glitch can be reduced with glitch adjustment.
 - ³Internal 2k pull-up resistors help assure compatibility with logic levels of multiple TTL families.
 - ⁴LSB value used for calibration causes Gray Scale output to be 637.5mV rather than 643mV shown in idealized composite waveform; both values are well within the output and EIA Standard RS-170 tolerances.
 - ⁵Effect on analog output of logic "0" at Reference White input depends on 10% Bright signal input.
 - ⁶10% Bright, Composite Sync, and Composite Blanking outputs shown add to Gray scale analog output at Pin 18 and are measured with respect to sync level (V_s) shown in waveform.
 - ⁷Composite Sync or Composite Blanking control signals reset input registers. Composite Sync or Composite Blanking should not be operated simultaneously with Reference White, which sets input registers.
 - ⁸Maximum junction temperature = 150°C.
 - ⁹See Section 13 for package outline information.
 - *Specification same as HDG-0407.
- Specifications subject to change without notice.

THEORY OF OPERATION

Refer to the block diagram of the HDG-0807 D/A Converter and the HDG-0407/0807 composite output waveform.

The digital input bits represent the Gray Scale values (the discrete levels between Reference Black and Reference White) in a composite video signal. For HDG-0407 units, there are 16 (2^4) of these levels; and for the HDG-0807, 256 (2^8) levels.

Input bits are applied to Pins 3-6 and Pins 8-11 for the HDG-0807; for the HDG-0407, only Pins 3-6 are used.

The output analog signal (at Pin 18) will be a function of these digital inputs. The output will also be affected by the TTL levels at the control inputs of 10% Bright, Reference White, Composite Sync, and Composite Blanking; and the level of the control signal (expressed in terms of IRE units) at the Setup input.

The total effect of these combined signals can be illustrated in a truth table format if arbitrary values are assigned for Gray scale inputs, and various combinations of control inputs are selected.

Refer to Table I.

Analog Devices uses 2.5mV for weighting the LSB during calibration of the converter, which causes the full-scale 637.5mV output of the HDG-0807 to be different from the ideal 643mV output shown in the composite waveform in the RS-170 standard.

This disparity does not cause any problems in using the device, since both the ideal value and the actual value are well within the tolerances of the output and the RS-170 standard.

Referring again to the block diagram, the Strobe input applied to the HDG D/A clocks the input registers when the strobe signal makes the transition from a logic "0" to a logic "1". The purpose of the registers is to remove time skew from the digital input bits and minimize perturbations or "glitches" in the analog output signal.

A logic "0" applied to either the Composite Sync or Composite Blanking input resets the input registers to 00 000 000. A logic "0" signal applied to the Reference White input sets the input registers, thereby overriding the video input word. When this occurs, the analog output of the converter goes to 1046.75mV or to 975.75mV, depending upon whether or not the 10% Bright signal is also operated.

When Composite Blanking is operated, the analog output will go to a Reference Black value of 338.25mV less some amount, as determined by the voltage at Setup. The 53.25mV example used in the Specifications section of the data sheet is based on the Setup input floating, which is equivalent to 7.5 IRE units. (For this example, the analog output would be 285mV.)

DIGITAL INPUTS VS. ANALOG OUTPUT												
BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7	BIT 8	10% BRIGHT	REF. WHITE	BLANK-ING	COMP. SYNC	ANALOG OUTPUT IN mV ¹ (HDG-0807)
1	1	1	1	1	1	1	1	0	1	1	1	1046.75
1	1	1	1	1	1	1	1	1	1	1	1	975.75
1	0	0	0	0	0	0	0	0	1	1	1	729.25
0	0	0	0	0	0	0	0	0	1	1	1	409.25
0	0	0	0	0	0	0	0	1	1	1	1	338.25
X	X	X	X	X	X	X	X	0	0	1	1	1046.75
X	X	X	X	X	X	X	X	1	0	1	1	975.75
X	X	X	X	X	X	X	X	0	1	0	1	338.25 ²
X	X	X	X	X	X	X	X	0	1	0	1	285 ³
X	X	X	X	X	X	X	X	0	1	0	0	124.25 ²
X	X	X	X	X	X	X	X	0	1	0	0	71 ³
X	X	X	X	X	X	X	X	1	1	0	0	53.25 ²
X	X	X	X	X	X	X	X	1	1	0	0	0 ³

NOTES

¹Values are for Gray Scale output of HDG-0807 measured with respect to Sync level. HDG-0407 Gray Scale output is 37.5mV less the 8-bit output.

²Setup (Pin 20) to +5V. (0 IRE units)

³Setup (Pin 20) open. (7.5 IRE units)

Table I. Digital Inputs vs. Analog Output

APPLICATIONS

The HDG-0407 and HDG-0807 are specifically designed for operation in raster scan graphics applications, in which digital input data are being changed at a relatively high rate.

The D/A output is generally ac-coupled to the monitor, which eliminates the changing dc offset associated with the thermal drift of the level shift circuits. This offset drift, which is a function of output level, is held to a maximum of 50mV and will not affect dynamic video levels.

For optimum performance, ground pins 2 and 24 should be connected together and to a large ground plane near the unit. As indicated in the footnotes on the pin designations table, +5V must be applied to all pins which are called out to receive it.

The performance of the HDG devices can be enhanced with external bypass capacitors which will supplement the internal components. Low-frequency bypassing should be provided with 1 μ F (or larger) tantalum capacitors between the +5V supply pins and ground. High-frequency bypassing can be provided with ceramic capacitors of 0.1 μ F or larger. All bypass capacitors should be tied as closely as possible to the hybrid power supply pins.

A 200 Ω potentiometer between +5V and ground with the center arm connected to Pin 13 changes the threshold of the internal

current switches; this can reduce the amount of glitch from the typical 50pV-s to a lesser value when required.

For best performance, standard 24-pin hybrid sockets should be avoided. Individual pin sockets are preferable for evaluating devices and are available from Analog Devices; in final designs, the D/A should be soldered directly into the printed circuit board without sockets.

If it is necessary to route digital signals and/or strobe signals for distances greater than one inch (2.54cm), microstrip techniques should be used. Otherwise, the performance of the D/A converter may be affected adversely.

ORDERING INFORMATION

There are two versions of the 4-bit converter, and two versions of the 8-bit device; all units operate over a temperature range of -25°C to +85°C. For 4-bit operation, order the HDG-0407BD or HDG-0407BW; for 8-bit converters, the model numbers are HDG-0807BD or HDG-0807BW. In these model numbers, the "D" in the suffix indicates a ceramic, hermetically-sealed DIP; and the "W" indicates a non-hermetic ceramic DIP.

Versions are available screened to military requirements; contact the factory for details. It is also possible to order units with synchronous functions on a "special order" basis; detailed information is available from the factory.


FEATURES

12-Bit Multiplying Accuracy
Highest Speed Available
Good Drive: 10.24mA
Small Size: 24-Pin DIP

APPLICATIONS

CRT Displays
Waveform Generation
Vector Generation
MHz-Rate Digital or Analog Attenuators

HDM-1210 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The HDM-1210 D/A converter is an ultrahigh-speed current output multiplying converter which offers circuit designers a chance to obtain high speed, good drive, and flexible design parameters in a DIP package. Its output is the product of 12 bits of digital input data and the analog input(s), providing flexibility for a wide variety of applications.

Typical analog settling time to 1% is only 85ns; and 3dB analog bandwidth is 10MHz. Digital settling time to 0.1% accuracy at the major carry transition is an incredible 80ns, making the HDM-1210 D/A extremely attractive for a range of high-speed multiplying functions.

In one mode of operation, its output current is precisely proportional to the analog input signal, multiplied by the digital input code. The analog signal being multiplied can be a sine wave, triangle wave, sawtooth, or any one of a variety of complex waveforms. The output is an accurate scaled version of the input, with the digital input used as the scale factor.

In another mode of operation, the analog input voltage can be used as the scale factor for the digital input code. In addition to this kind of flexibility, the HDM-1210 also has various offsetting capabilities which allow the analog input, digital input, analog output, and/or an external amplifier to be combined. With these features, the HDM-1210 can be used to accommodate unipolar or bipolar operation; and provide either one-quadrant or two-quadrant multiplication.

SPECIFICATIONS (typical @ +25°C with nominal power supplies; $V_{ANALOG}(1) = -5V$; and $V_{ANALOG}(2) = 0V$ unless otherwise noted)

Parameter	HDM-1210BD	HDM-1210SD/SDB	Units
RESOLUTION	12	*	Bits
LEAST SIGNIFICANT BIT (LSB) WEIGHT			
Current	2.5	*	μA
Voltage ¹	250	*	μV
ACCURACY (FS = Full Scale)²			
Differential Linearity	$\pm 1/2(1)$	*	LSB (max)
Integral Linearity	$\pm 1/2(1)$	*	LSB (max)
Gain	$\pm 0.2(\pm 0.5)$	*	% FS (max)
Monotonicity	Guaranteed	*	
TEMPERATURE COEFFICIENTS			
Differential Linearity	$\pm 3(\pm 6)$	*	ppm/°C (max)
Integral Linearity	$\pm 3(\pm 6)$	*	ppm/°C (max)
Gain	$\pm 20(\pm 50)$	*	ppm/°C (max)
Digital Offset ^{2,3}	$\pm 2(\pm 5)$	*	ppm/°C (max)
Analog Offset ^{2,4}	$\pm 3.5(\pm 8)$	*	ppm/°C (max)
DYNAMIC CHARACTERISTICS			
Voltage Settling Time ⁵			
Digital (Major Carry Transition)			
To $\pm 1\%$	35	*	ns
To $\pm 0.1\%$	80(110)	*	ns (max)
To $\pm 0.025\%$	120(170)	*	ns (max)
Analog Settling to $\pm 1\%$ FS ($V_{ANALOG}(1) = 0V$ to $-5V$ Step; All Digital Inputs (@ "1")	85(120)	*	ns (max)
Overshoot Recovery Time ⁶	200	*	ns
Glitch Impulse	700	*	pV-s
DIGITAL DATA INPUTS			
Logic Compatibility	TTL	*	
Logic Levels			
"1"	$+3.5(+2.4/+5.0)$	*	V (min/max)
"0"	$+0.2(0.0/+0.6)$	*	V (min/max)
Loading ⁷ (Each Bit; with Typical Input Logic Levels)			
TTL "1"	40/4.8	*	nA/pF
TTL "0"	1.25/4.8	*	mA/pF
Coding			
Unipolar	Binary (BIN)	*	
All "1s" Input	Max Positive Output	*	
All "0s" Input	Max Negative Output	*	
OUTPUT⁸ (FS = Full Scale)			
Current Range ($\pm 1\%$ Accurate @ FS)	0 to $+10.24$ FS	*	mA
Voltage Range ($\pm 1\%$ Accurate @ FS)	0 to $+1.024$ FS	*	V
Digital Zero Offset ^{2,3}	0.5(2.5)	*	μA (max)
Analog Zero Offset ^{2,4}	2.5(10)	*	μA (max)
Voltage Noise, rms (0.1Hz to 10MHz)	15	*	μV
Compliance ^{1,9}	$+1.5; -2$	*	V
Impedance ^{1,9}	100(2)	*	$\Omega(\pm)$
MULTIPLYING CHARACTERISTICS¹⁰			
$V_{ANALOG}(1)$ Input Impedance	$4(\pm 1.0\%)$	*	k Ω (max)
$V_{ANALOG}(2)$ Input Impedance	$8(\pm 1.0\%)$	*	k Ω (max)
$V_{ANALOG}(1)$ Input Range (Pin 14): $V_{ANALOG}(2) = 0V$ to $V_{ANALOG}(2) = -5V$	0 to -5 VS to $+2.5$ to -2.5 FS	*	V
to $V_{ANALOG}(2) = -10V$	$+5$ to 0 FS	*	V
$V_{ANALOG}(2)$ Input Range (Pin 16): $V_{ANALOG}(1) = 0V$ to $V_{ANALOG}(1) = -2.5V$	0 to -10 VS to $+5$ to -5 FS	*	V
to $V_{ANALOG}(1) = -5V$	$+10$ to 0 FS	*	V
Analog Feedthrough at I_{DAC} (Output) ($V_{ANALOG}(1) = 5V$ p-p; All Digital Inputs @ "0") At 1.4MHz Input Frequency	0.024	*	% FS
At 10MHz Input Frequency	0.1	*	% FS
FS Analog Bandwidth (3dB)	10	*	MHz
POWER REQUIREMENTS			
$+15V \pm 3\%$	60(72)	*	mA (max)
$-15V \pm 3\%$	25(35)	*	mA (max)
Power Dissipation	1.3(1.6)	*	W (max)
Power Supply Rejection Ratio	0.01(0.05)	*	%/V (max)
TEMPERATURE RANGE			
Operating (Case)	-25 to $+85$	*	°C
Storage	-55 to $+150$	*	°C
PACKAGE OPTION¹¹			
DH-24B	HDM-1210-BD	HDM-1210SD HDM-1210SDB	

NOTES

- ¹ R_L (Pin 23) connected to I_{DAC} (Pin 24).
- ²Current output into short circuit.
- ³Bit inputs at "0" and $V_{ANALOG}(1)$ @ $-5V$.
- ⁴Bit inputs at "1" and $V_{ANALOG}(1)$ @ $0V$.
- ⁵Settling times shown are slightly longer at low levels of analog input.
- ⁶Recovery time shown is for 0.5V analog overdrive at $V_{ANALOG}(1)$ with $V_{ANALOG}(2)$ grounded (see text).
- ⁷Value which is shown for digital "0" for Bits 3-12. Bit 1 = 5.0mA; Bit 2 = 2.5mA.
- ⁸FS accuracies are $\pm 1\%$ when using $V_{ANALOG}(2)$ input.
- ⁹Trimmed to value.
- ¹⁰Two-quadrant and four-quadrant multiplying requires external op amp operating in bipolar mode.
- ¹¹See Section 13 for package outline information.

*Specifications same as HDM-1210BD.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Supply Voltages	$\pm 18V$
Logic Inputs	
Digital "1"	$+7V$
Digital "0"	$-0.5V$
Analog Inputs	
$V_{ANALOG}(1)$	$-6V$
$V_{ANALOG}(2)$	$-12V$
Junction Temperature	$+165^\circ C$

PIN DESIGNATIONS

(As Viewed from Bottom)

PIN	FUNCTION	PIN	FUNCTION
24	I_{DAC} (OUTPUT)	1	BIT 1 (MSB)
23	R_L	2	BIT 2
22	10V SPAN	3	BIT 3
21	GROUND	4	BIT 4
20	GROUND	5	BIT 5
19	GROUND	6	BIT 6
18	GROUND	7	BIT 7
17	$-15V$	8	BIT 8
16	$V_{ANALOG}(2)$	9	BIT 9
15	AMPLIFIER GROUND	10	BIT 10
14	$V_{ANALOG}(1)$	11	BIT 11
13	$+15V$	12	BIT 12 (LSB)

THEORY OF OPERATION

Refer to the block diagram of the HDM-1210 D/A Converter.

The HDM-1210 uses the analog input voltages to set the reference current, designated as I_{REF} in the block diagram. Since this reference current is limited to 1.25mA, maximum inputs applied to V_{ANALOG} (1) (Pin 14) and V_{ANALOG} (2) (Pin 16) are also limited. When V_{ANALOG} (2) is open or grounded, the maximum input at V_{ANALOG} (1) is $-5V$; when V_{ANALOG} (1) is open or grounded, maximum input at V_{ANALOG} (2) is $-10V$.

If some combination of voltages in excess of those cited above is applied to the analog inputs, the analog output becomes limited to zero and remains at that value until the excessive analog input(s) is removed.

The output of the unit will not be limited if:

$$-1.25mA \leq \frac{V_{ANALOG}(1)}{4k} + \frac{V_{ANALOG}(2)}{8k} \leq 0mA$$

Permanent damage to the HDM-1210 may take place if the input at V_{ANALOG} (1) exceeds $+1V$ with V_{ANALOG} (2) open or grounded; with V_{ANALOG} (1) open or grounded, voltage at V_{ANALOG} (2) should not exceed $+2V$.

The amount of overvoltage (up to the levels which may cause damage) will have an effect on the interval required for the converter to recover; the larger the overvoltage, the longer the interval. As shown in the SPECIFICATIONS section, a voltage of $+0.5V$ overdrive is applied to V_{ANALOG} (1) when specifying recovery time.

Maximum output at I_{DAC} (Pin 24) is a function of the reference current established by the inputs; with all digital inputs at logic "1", the output current is based on the equation:

$$I_{OUT}(\max) = I_{REF}(8.192)$$

where

$$I_{REF} = \frac{-V_{ANALOG}(1)}{4k\Omega} + \frac{-V_{ANALOG}(2)}{8k\Omega}$$

$I_{REF}(\max)$ is 1.25mA; therefore, maximum output current is 10.24mA.

This characteristic of the HDM-1210 means output current can be digitally adjusted, just as it is in a conventional D/A which has a variable maximum output current.




Figure 1. HDM-1210 Functional Block Diagram

There are 4,096 digital steps from zero to full-scale output for the HDM-1210, calculated with the equation:

$$I_{OUT} = (D)(8.192)(I_{REF})$$

where

$D = 0$ to 1 digital word in 4,096 steps (0.024%/step)

The two analog inputs at Pins 14 and 16 provide various offsetting capabilities which allow the HDM-1210 to accommodate either unipolar or bipolar input operation. When one of these inputs is properly offset to a negative voltage, the other input can be used for both negative and positive inputs. I_{REF} is still limited to 1.25mA, which limits the total output to the range from 0 to 10.24mA. Examples of outputs versus various inputs are shown in Table I.

2

Voltage @ V_{ANALOG} (1) (Pin 14)	Voltage @ V_{ANALOG} (2) (Pin 16)	D/A Output @ Pin 24	
		All "1" Digital Input	All "0" Digital Input
0V	Ground	0mA	0mA
-5V		+10.24mA	0mA
+2.5V	-5V	0mA	0mA
-2.5V		+1.024mA	0mA
+5V	-10V	0mA	0mA
0V		+10.24mA	0mA
Ground	0V	0mA	0mA
	-10V	+10.24mA	0mA
-2.5V	+5V	0mA	0mA
	-5V	+10.24mA	0mA
-5V	+10V	0mA	0mA
	0V	+10.24mA	0mA

Table I. Output vs. Inputs

There are two methods of obtaining a voltage output from the current output HDM-1210. The first method simply requires connecting a load resistor from Pin 24 to ground, as shown in Figure 2.




Figure 2. Passive I-to-V Converter (External Load)

The output voltage for this circuit is established by the equation $V_{OUT} = (R_{LOAD} \parallel R_{LADDER})(I_{OUT})$. R_{LADDER} is approximately 200Ω. The user must exercise care to avoid exceeding the compliance of the HDM-1210.

Alternatively, the output of the HDM-1210 can be connected to an internal load, as shown in Figure 3. This connection provides output resistance of 100Ω ($\pm 2\%$) and an output voltage swing of 0V to 1.024V.




Figure 3. Passive I-to-V Converter (Internal Load)

The second method of obtaining a voltage output from the HDM-1210 D/A converter requires an external operational amplifier and a feedback resistor, as shown in Figure 4.

When the correct op amp is chosen, the output voltage from the combination shown in Figure 4 can be considerably greater than the output of an HDM-1210 operating as a passive I-to-V converter.




Figure 4. Active I-to-V Converter

If the Analog Devices' HOS-050A or HOS-060 operational amplifier is selected, the user will have wide output range, good drive, and easy compensation.

An internal feedback resistor of $1,000\Omega$ in the HDM-1210 makes the circuit shown in Figure 4 capable of providing an output voltage of 0V to $-10.24V$.




Figure 5. Two-Quadrant Analog Multiplier

TWO-QUADRANT ANALOG MULTIPLYING

Two HDM-1210 D/A converters can be used in combination with op amps to provide two-quadrant analog multiplying, as illustrated in Figure 5. The circuit uses standard binary coding; it will accept a bipolar input and provide a bipolar output.

The offset at the V_{ANALOG} (1) input (Pin 14) of each D/A converter allows maximum analog speed over the entire analog input range. The signal is inverted after the D/A in the lower channel, so effects of any offset are cancelled at the output of the circuit. The overall analog output range can be adjusted by changing the value of feedback resistor R_{FB} in the output driver circuit changing the value of this resistor will not affect the linearity of the circuit.

Any gain errors which may exist between the HDM-1210 D/As can be compensated by adjusting the values of R_A and R_B to match the gain of the lower channel to the gain of the upper channel.

The output voltage of the two-quadrant multiplier is calculated with the equation:

$$V_{OUT} = (D) (16.384) \left(\frac{V_{IN}}{8k} \right) (R_{FB})$$

where D is a digital word which varies from 0 to 1.

FOUR-QUADRANT ANALOG MULTIPLYING

Adding a feed-forward resistor, as shown in Figure 6, expands the circuit in Figure 5 to a four-quadrant multiplier whose output voltage is based on the equation:

$$V_{OUT} = \left(- \frac{R_{FB}}{R_{FF}} \right) V_{IN} + (D) (16.384) \left(\frac{V_{IN}}{8k} \right) (R_{FB})$$

where D is a digital word which varies from 0 to 1.

Overall, the circuit in Figure 6 uses offset binary coding; individually, the HDM-1210 D/A converters continue to use standard binary coding.

Gain error between the two channels can be adjusted by varying the values of R_A and R_B , as explained earlier. After their gains have been matched, the feed-forward resistor R_{FF} must be adjusted to match the gain of the two converters. To accomplish this, set the digital input code to 1000 000 000 000 and vary the value of R_{FF} to obtain an analog output V_{OUT} of zero volts.




Figure 6. Four-Quadrant Analog Multiplier

The overall offset of the input signal should be fixed at zero in the four-quadrant multiplier because it cannot be cancelled out as it is in the two-quadrant version. The value of R_{FF} will be approximately 976Ω , as shown in Figure 6. The value is based on the equation:

$$R_{FF} = \frac{V_{max}}{I_{max}/2}$$

where V_{max} = maximum input voltage (5V)

I_{max} = maximum HDM-1210 output (10.24mA)

In the circuits shown in Figures 5 and 6, the recommended op amp is the Analog Devices' HOD-050A or HOS-060 operational amplifier, just as it is in Figure 4.

OUTPUT VERSUS INPUTS

Table I above lists various output currents versus several combinations of input voltages V_{ANALOG} (1) and V_{ANALOG} (2). Ad-

ditional information regarding outputs with various inputs is shown in Figure 7 through Figure 11.

In Figures 8, 10, and 11, varying outputs which are the result of changes in digital inputs are designated as follows:

Digital Input Code	BIN	OBN	Output
111 111 111 111	Full Scale	Max Positive	A
110 000 000 000	3/4 Scale	1/2 Scale Positive	B
100 000 000 000	Half Scale	Zero	C
010 000 000 000	1/4 Scale	1/2 Scale Negative	D
000 000 000 000	Zero	Max Negative	E




Figure 7. Input for Circuit in Figure 3




Figure 8. Outputs of Circuit in Figure 3

The input signal at V_{IN} in Figures 5 and 6 is shown in Figure 9.




Figure 9. Inputs for Circuits In Figures 5 and 6

The outputs of the two-quadrant multiplying circuits of Figure 5 are shown in Figure 10, with the outputs labeled for various digital multiplying inputs.




Figure 10. Outputs of Circuit in Figure 5

Refer to Figure 11.




Figure 11. Outputs of Circuit in Figure 6

Four-quadrant multiplying of an analog input is shown in this illustration. The changes in output which result from variations in the digital inputs are labeled as described earlier.

SETTLING VERSUS INPUT

The SPECIFICATIONS table and footnote 5 point out digital settling time is affected by the level of the analog input signal. This characteristic of the HDM-1210 is shown in Figure 12.




Figure 12. Digital Settling Time to $\pm 1\%$

Settling is fastest with high levels of analog input; settling time increases as levels decrease, but there is no direct ratio between the two variables.

ORDERING INFORMATION

There are three versions of the HDM-1210 D/A converter, all in hermetic ceramic DIP housings; with the exception of temperature ranges, all models meet the same electrical specifications.

The HDM-1210BD operates over a temperature range of -25°C to $+85^{\circ}\text{C}$; the HDM-1210SD operates over a range of -55°C to $+100^{\circ}\text{C}$. For this latter temperature range and military screening of components, order part number HDM-1210SDB; contact the factory for details.

HDS-1250


FEATURES

35ns Settling Time
10mA Output Current
Monotonic Over Temperature
Available to MIL-STD-883

APPLICATIONS

Waveform Generation
Analytical and Medical Instrumentation
Military Equipment
Display Systems

HDS-1250 FUNCTIONAL BLOCK DIAGRAM



2

GENERAL DESCRIPTION

The HDS-1250 D/A Converter is an ultrahigh-speed current output digital-to-analog converter using reliable thin film construction in a 24-pin hermetically sealed hybrid package.

Active laser trimming assures precise 12-bit operation over a wide temperature range, and the device is guaranteed to be monotonic over its entire operating range. These characteristics and the assembly and testing in a MIL-STD-1772-certified

facility make the HDS-1250 attractive for a variety of military and high-reliability applications.

Full-scale output is 10.24mA, making the converter useful for directly driving capacitive loads and transmission lines. An internal precision reference eliminates the need for external circuits for most applications.

SPECIFICATIONS (with nominal supplies, unless otherwise noted)

Parameter ^{1,2} (Conditions)	Sub Group	Temp	0 to +70°C HDS-1250KD ¹			-55°C to +125°C HDS-1250TM & TM/883B ²			Units
			Min	Typ	Max	Min	Typ	Max	
RESOLUTION (FS = Full Scale)			12			12			Bits
LSB WEIGHT			2.5			2.5			μA
ACCURACY									
✓ Integral Linearity (I_{OUT} ; Best Fit Line)	4 5, 6	+25°C Full		±0.25 ±1.0	±0.5 ±1.5		±0.25 ±1.0	±0.5 ±1.5	LSB LSB
✓ Differential Linearity (I_{OUT} ; All Major Carries)	4 5, 6	+25°C Full		±0.25 -1.0	±0.5 ±2.0		±0.25 -1.0	±0.5 ±2.0	LSB LSB
Unipolar FS									
✓ Offset (Bits 1 – 12 Off)	1, 2, 3	Full		+0.5	+1.5		+0.5	+1.5	μA
✓ Gain (Bits 1 – 12 On; I_{OUT} or V_{OUT} with Internal Load)	4	+25°C		±0.1	±0.25		±0.1	±0.25	% FS
✓ Gain vs. Temperature (Bits 1 – 12 On; I_{OUT})	5, 6	Full		±30	±60		±30	±60	ppm/°C
Bipolar FS									
✓ Offset (Bits 1 – 12 Off; Pins 20 and 22 Connected)	4	+25°C		±0.25	±0.5		±0.25	±0.5	% FS
✓ Offset vs. Temperature (Bits 1 – 12 Off; Pins 20 and 22 Connected)	5, 6	Full		±15	±30		±15	±30	ppm/°C
✓ Gain (Bits 1 – 12 On; Pins 20 and 22 Connected)	4	+25°C		±0.1	±0.25		±0.1	±0.25	% FS
✓ Zero (Bit 1 On; Bits 2 – 12 Off; Pins 20 and 22 Connected)	4	+25°C		±0.1	±0.2		±0.1	±0.2	% FS
✓ Zero vs. Temperature (Bit 1 On; Bits 2 – 12 Off; Pins 20 and 22 Connected)	5, 6	Full			±75			±75	ppm/°C
DATA INPUTS									
Coding			BIN/OBN TTL and 5V CMOS			BIN/OBN TTL and 5V CMOS			
Logic Compatibility									
Logic Levels									
“1”		Full	+2.5			+2.5			V
“0”		Full		+0.8			+0.8		V
Logic Loading									
✓ Bits 1 – 12 “1”	1 2 3	+25°C +125°C -55°C		40 100 40		40 100 40			μA μA μA
✓ Bit 1 “0” (Bits 1 – 12 @ 0.0V)	1 2, 3	+25°C Full		7.0 7.0		7.0 7.0			mA mA
✓ Bits 2 – 12 “0” (Bits 1 – 12 @ 0.0V)	1 2, 3	+25°C Full		3.5 3.5		3.5 3.5			mA mA
OUTPUT									
Current FS									
Unipolar		+25°C		10.24		10.24			mA
Bipolar		+25°C		±5.12		±5.12			mA
Voltage FS ³									
Unipolar		+25°C		+1.024		+1.024			V
Bipolar		+25°C		±0.512		±0.512			V
Compliance		+25°C	-2.0		+1.5	-2.0		+1.5	V
Impedance		+25°C		200		200			Ω
SETTLING TIME									
Current ($T_o \pm 0.025\%$ FS)		+25°C		35		35			ns
✓ Voltage ($T_o \pm 0.1\%$ FS; 1LSB step at midscale; Internal R_{LOAD})	9	+25°C			35		35		ns
POWER REQUIREMENTS									
✓ + V_{SUPPLY} (Bits 1 – 12 Off; +15V)	1 2, 3	+25°C Full		54 54		54 54			mA mA
✓ - V_{SUPPLY} (Bits 1 – 12 Off; -15V)	1 2, 3	+25°C Full		19 19		19 19			mA mA

(Continued on next page)

Parameter ^{1,2} (Conditions)	Sub Group	Temp	0 to +70°C HDS-1250KD ¹			-55°C to +125°C HDS-1250TM & TM/883B ²			Units
			Min	Typ	Max	Min	Typ	Max	
√Power Supply Rejection Ratio (PSRR) (Bits 1 – 12 On; ±V _S = ±14.5, ±15.5V)	1 2, 3	+25°C Full			0.06 0.08			0.06 0.08	%/% %/%
THERMAL RESISTANCE									
Junction to Case (θ _{jc})					12			12	°C/W
Case to Air (θ _{ca}) ⁴					34			34	°C/W
MEAN TIME BETWEEN FAILURES (MTBF)⁵									
								2.7 × 10 ⁶	Hours
PACKAGE OPTIONS⁶									
DH-24B			HDS-1250KD			HDS-1250TM			
M-24A						HDS-1250TM/883B			

NOTES

- ¹HDS-1250KD specifications preceded by a check (√) are tested at +25°C ambient temperature; performance is guaranteed over case temperature range of 0 to 70°C.
- ²HDS-1250TM and HDS-1250TM/883B specifications preceded by a check (√) are tested at -55°C case, +25°C ambient, and +125°C case temperatures unless otherwise indicated (See Group A Military Subgroups).
- ³With internal 200Ω load resistor. Other voltages within the compliance range may be obtained with an external load resistor using following: Specifications subject to change without notice.

$$V_{OUT} = I_{OUT} \times R_{EQUIVALENT}$$

Where: R_{EQUIVALENT} = 200Ω internal impedance in parallel with external load resistance.

- ⁴The relationship between the device package and outside environment (θ_{ca}) varies with the application. Value shown is based on measuring case temperature with supply voltages applied to a device in a ZIF socket mounted on a standard "EJ" burn-in board.
- ⁵MTBF calculated for HDS-1250TM/883B using MIL-HNBK 217D; Ground Fixed; Temperature (ambient) = 25°C.
- ⁶See Section 13 for package outline information.

ABSOLUTE MAXIMUM RATINGS

- Supply Voltage (+V_S) +17V
- Supply Voltage (-V_S) -17V
- Digital Inputs 0 to +8V
- Storage Temperature -55°C to +125°C
- Lead Soldering (10sec) +300°C
- Junction Temperature +165°C

PIN DESIGNATIONS
(As viewed from bottom)

PIN	FUNCTION	PIN	FUNCTION
24	+15V	1	BIT 1 (MSB)
23	-15V	2	BIT 2
22	BIPOLAR OFFSET	3	BIT 3
21	R _{LOAD} (200Ω)	4	BIT 4
20	OUTPUT	5	BIT 5
19	GROUND	6	BIT 6
18	GROUND	7	BIT 7
17	GROUND	8	BIT 8
16	GROUND	9	BIT 9
15	GROUND	10	BIT 10
14	GROUND	11	BIT 11
13	GROUND	12	BIT 12 (LSB)

EXPLANATION OF GROUP A MILITARY SUBGROUPS

- Subgroup 1 – Static tests at +25°C.
(10% PDA calculated against Subgroup 1 for high-rel versions)
- Subgroup 2 – Static tests at maximum rated temperature.
- Subgroup 3 – Static tests at minimum rated temperature.
- Subgroup 4 – Dynamic tests at +25°C.
- Subgroup 5 – Dynamic tests at maximum rated temperature.
- Subgroup 6 – Dynamic tests at minimum rated temperature.
- Subgroup 7 – Functional tests at +25°C.
- Subgroup 8 – Functional tests at maximum and minimum rated temperatures.
- Subgroup 9 – Switching tests at +25°C.
- Subgroup 10 – Switching tests at maximum rated temperature.
- Subgroup 11 – Switching tests at minimum rated temperature.
- Subgroup 12 – Periodically sample tested.

THEORY OF OPERATION

Refer to the HDS-1250 Block Diagram.

The HDS-1250 consists of an array of high-speed, current-steering switches and a precision R2R resistor network. An internal voltage reference provides current which is switched between the digital input and the resistor network, depending on digital input level. Full-scale output current is 10.24mA, scaled by the binary digital input word.

The parallel combination of the R2R network and the internal load resistor (R_L) causes the HDS-1250 D/A Converter to have a unipolar output voltage of +1.024V. A 5.12mA current sink contained within the device provides a bipolar function (Pin 22) when it is connected to the output pin.

ANALOG OUTPUT CIRCUITS

The HDS-1250 is primarily a current-output DAC which can be operated in either a unipolar or bipolar mode. The connections for unipolar operation are shown in Figure 1.




Figure 1.

When a load resistor is connected between the output (Pin 20) and ground, the HDS-1250 can also function as a voltage DAC. Its output voltage must remain within a certain tolerance or the linearity of the device will be affected adversely. This "compliance" voltage range for the HDS-1250 is -2.0V to +1.5V. The voltage output of 0V to +1.024V provided by the internal 200Ω load is well within the compliance range of the device.

Bipolar use of the HDS-1250 is illustrated in Figure 2.

An alternate way of achieving a voltage output with the HDS-1250 is to use an operational amplifier as a current-to-voltage converter on the output as shown in Figure 3.

The DAC output is connected directly to the summing node of the amplifier; the output impedance of the R2R network serves as the Thevenin equivalent feed forward resistance in the circuit.




Figure 2.




Figure 3.

This technique allows the fastest possible settling of the combination, which is approximated by:

$$T_S = \sqrt{(T_D)^2 + (T_A)^2}$$

Where: T_S = Total settling time
 T_D = DAC settling time
 T_A = Op Amp settling time

The gain of the amplifier can be controlled most accurately by varying the ratio between current flow through the feedback resistor (R_1) and the 10.24mA current output of the DAC. The amplifier's output offset can be adjusted by sinking current from or sourcing current to the summing node through a potentiometer connected to the positive and negative supply voltages. The value of R_3 in Figure 2 will be based on the desired range of adjustment.

DESIGN RULES

There are certain circuit layout rules that must be observed to obtain successful high-speed data conversion. Heavy ground currents and fast switching speeds can combine to present a formidable challenge to noise-free performance unless precautions are taken.

The foundation for a good high-speed design lies in the ground plane. The HDS-1250 should be mounted on a PC board that has one side (or layer) dedicated as a large, low-impedance ground plane. This helps ensure that ground loops and differences in ground potential do not develop in the vicinity of the DAC and erode its effective linearity.

To avoid loss of resolution due to noise, it is imperative to decouple the power supply pins of the HDS-1250 directly to the ground plane as physically close to the package as possible. Minimum decoupling should consist of a 10µF tantalum capacitor and a 0.01µF ceramic capacitor in parallel at each supply voltage pin. This will help suppress both high- and low-frequency noise components in the supply voltage.

If a voltage output op amp is used, locate it as close as practical to the DAC output to minimize the length of the summing node circuit trace. At high switching speeds, parasitic capacitance and inductance become critical factors in determining settling characteristics, and precautions must be observed to limit their effects. Any offset control functions connected to the summing node must also be as short as possible to minimize output ringing.

When selecting resistors to use as the output load or as feedback for the op amp, the designer should bear in mind that the tem-

perature coefficient of these resistors will materially affect the overall temperature stability of the data conversion design. Resistor grades should be selected to support the allotted error budget of the system.

Output "glitches" are another anomaly that plague the success of high-speed DAC designs. These aberrations in the output are generally caused by skewing in the transition points of the parallel bit inputs. Small differences in the start of switching among the input bits cause the DAC output to try to respond with each change.

The glitches appear in the output as small triangular waveforms at the bit transitions, and are measured in terms of area as a function of voltage and time. Bit-weighting causes glitch impulse to be most significant at the Bit 1 transition, and it diminishes by half at each successive bit. This causes the amplitudes of the glitches to be code-dependent, making it virtually impossible to eliminate them with a filter.

Glitches of 100-500 pico-volt seconds are common for high-speed TTL DACs and can have an undesirable effect on the reconstructed signal purity in some applications.

There are two methods for minimizing glitch impulse in applications using the HDS-1250. In one, a set of high-speed registers in front of the bit inputs will reduce the amount of skew in the input data. These registers should be mounted physically close to the HDS-1250 package, and Bits 1-4 should be located in a single quad package.

The second method is to utilize a deglitching amplifier on the output of the DAC. See Figure 4.




Figure 4.

This deglitching circuit includes the input registers mentioned above and a high-speed track-and-hold (T/H) amplifier. The HTS-0010 shown is timed to "hold" a constant output during the time of the glitch activity; and update the output after DAC settling has occurred.

The deglitching amplifier introduces its own switching anomalies, but they occur at the update rate of the input data and are beyond the reconstructed bandwidth of interest.




Figure 5.

These aberrations can be filtered with a bandpass filter at the output of the (T/H) deglitching amplifier. The filter should be selected to pass a frequency range from dc to one-half the DAC's update rate.

For a better insight into the timing involved, refer to Figure 5.

As shown, the analog output of the HDS-1250 will attempt to follow the switching of the digital inputs as they change; if time skew exists among the input bits, the glitches which result will be pronounced. The clock signal shown in Figure 5 serves as a strobe for the input register and also causes the T/H to switch from a "track" to "hold" mode of operation. After the glitch on the output of the HDS-1250 has subsided, the T/H will return to the track condition and slew to the new value established by the most recent digital input changes.

Minor switching transients introduced by the action of the T/H occur at the input data rates and are outside the passband of

interest. Their effects can be eliminated with a bandpass filter at the output of the HTS-0010.

ORDERING INFORMATION

Three models of the HDS-1250 D/A Converter are available; all are manufactured in a MIL-STD-1772-certified facility.

Model HDS-1250KD operates over a case temperature range of 0 to +70°C; the KD suffix indicates a 24-pin hermetic ceramic DIP package.


For operating case temperatures of -55°C to +125°C, order either the HDS-1250TM or the HDS-1250TM/883B; both units are housed in hermetic 24-pin metal packages. The 883B designation indicates units which are intended for military or other high-reliability applications; these devices are manufactured and screened per the requirements of MIL-STD-883.

A/D Converters

Contents

	Page
Selection Guide	3 - 4
Orientation	3 - 6
AD368/369 - Complete 12-Bit A/D Converter with Programmable Gain	3 - 13
AD374 - Low Power True 16-Bit A/D Converter	3 - 23
AD376 - Complete High Speed 16-Bit A/D Converter	3 - 31
AD570/571 - 8- and 10-Bit Analog-to-Digital Converters	3 - 39
AD572 - 12-Bit Successive Approximation Integrated Circuit A/D Converter	3 - 45
AD573 - 10-Bit A/D Converter	3 - 53
AD574A - Complete 12-Bit A/D Converter	3 - 61
AD575 - Complete 10-Bit A/D Converter with Serial Output	3 - 73
AD578 - Very Fast Complete 12-Bit A/D Converter	3 - 81
AD579 - Very Fast Complete 10-Bit A/D Converter	3 - 87
AD670 - Signal Conditioning 8-Bit ADC	3 - 93
AD673 - 8-Bit A/D Converter	3 - 105
AD674A - Complete 12-Bit A/D Converter	3 - 113
AD678 - BiMOS 12-Bit Sampling ADC	3 - 123
AD679 - BiMOS 14-Bit Sampling ADC	3 - 135
AD770 - 8-Bit 200MSPS ADC	3 - 147
AD1170 - High Resolution Programmable Integrating A/D Converter	3 - 155
AD1175K - High Accuracy 22-Bit Integrating A/D Converter	3 - 167
AD1332 - Complete 12-Bit Sampling A/D Converter for Digital Signal Processing	3 - 175
AD1376 - Complete High Speed 16-Bit A/D Converter	3 - 179
AD1380 - Low Cost 16-Bit Sampling ADC	3 - 187
AD5200/5210 Series - 12-Bit Successive Approximation High Accuracy A/D Converters	3 - 189
AD7569 - LC ² MOS Complete 8-Bit Analog I/O System	3 - 195
AD7572 - LC ² MOS Complete High Speed 12-Bit ADC	3 - 211
AD7575 - LC ² MOS 5 μ s 8-Bit ADC with Track/Hold	3 - 223
AD7576 - LC ² MOS 10 μ s μ P Compatible 8-Bit ADC	3 - 227
AD7578 - CMOS 12-Bit Successive Approximation ADC	3 - 231
AD7579/7580 - LC ² MOS 10-Bit Sampling ADC	3 - 237
AD7581 - CMOS μ P Compatible 8-Bit 8-Channel DAS	3 - 253
AD7582 - CMOS 12-Bit Successive Approximation ADC	3 - 261
AD7672 - LC ² MOS High Speed 12-Bit ADC	3 - 267
AD7820 - LC ² MOS High Speed μ P Compatible 8-Bit ADC with Track/Hold Function	3 - 283
AD7821 - LC ² MOS High Speed μ P Compatible 8-Bit ADC with Track/Hold Function	3 - 295
AD7824/7828 - LC ² MOS High Speed 4- & 8-Channel 8-Bit ADCs	3 - 305
AD7870 - Fast Complete 12-Bit A/D Converter with AC Performance up to 50kHz	3 - 317
AD7878 - Fast Complete 12-Bit 100kHz A/D Converter with DSP Interface	3 - 323
AD9000 - High Speed 6-Bit A/D Converter	3 - 331
AD9002 - Ultrahigh Speed 8-Bit Monolithic ADC	3 - 339
AD9003 - 12-Bit 1MHz A/D Converter	3 - 345
AD9012 - High Speed 8-Bit A/D Converter	3 - 353
AD9502 - Hybrid RS-170 Video Digitizer	3 - 361
AD9688 - High Speed 4-Bit Monolithic ADC	3 - 369

AD ADC71/72 – Complete High Resolution 16-Bit A/D Converter	3 – 375
AD ADC80 – 12-Bit Successive Approximation Integrated Circuit A/D Converter	3 – 383
AD ADC84/85/AD5240 – Fast Complete 12-Bit A/D Converters	3 – 391
ADC1130/1131 – 14-Bit High Speed Analog-to-Digital Converters	3 – 399
ADC1140 – Low Cost 16-Bit Analog-to-Digital Converter	3 – 403
CAV-1040 – 10-Bit Video Analog-to-Digital Converter	3 – 407
CAV-1202 – 12-Bit Eurocard Analog-to-Digital Converter	3 – 411
CAV-1205 – 12-Bit 5MHz Eurocard Analog-to-Digital Converter	3 – 415
CAV-1220 – 12-Bit Video Analog-to-Digital Converter	3 – 419
HAS-1201 – 12-Bit 1MHz Analog-to-Digital Converter	3 – 423
HAS-1202/1202A – Ultrafast Hybrid Analog-to-Digital Converters	3 – 429
HAS-1204 – Ultrahigh Speed 12-Bit A/D Converter	3 – 433
HAS-1409 – 14-Bit 125kHz Analog-to-Digital Converter	3 – 437
MOD-1205 – 12-Bit Video Analog-to-Digital Converter	3 – 443



Selection Guide

A/D Converters

Model	Resolution Bits	Conversion Time μ s	Mux/ No. Chan's	SHA	Reference	μ P Interface	Page	Notes
AD9688	4	0.005		–			3 – 369	Flash converter, 200MSPS, ECL DATA
AD9000	6	0.0133		–			3 – 331	Flash converter, 75MSPS, ECL DATA
AD770	8	0.004		–			3 – 147	Flash converter, 250MSPS, ECL DATA
AD9002	8	0.0067		–			3 – 339	Flash converter, 150MSPS, ECL DATA
AD9012	8	0.0133		–			3 – 353	Flash converter, 100MSPS, TTL DATA
AD9502	8	0.078		X	X		3 – 361	Video ADC, w/phase-locked pixel clock
AD7821	8	0.66		X		X	3 – 295	
AD7569	8	2		X	X	X	3 – 195	w/8-bit 1 μ s DAC
AD7820	8	2		X		X	3 – 283	
AD7824	8	2.5	4	X		X	3 – 305	
AD7828	8	2.5	8	X		X	3 – 305	
AD7575	8	5		X		X	3 – 223	
AD670	8	10			X	X	3 – 93	Instrumentation amp front end
AD7576	8	10				X	3 – 227	
AD570	8	25			X		3 – 39	
AD673	8	30			X	X	3 – 105	
AD7581	8	66.7	8			X	3 – 253	w/8-sample data memory
CAV-1040	10	0.025		X	X		3 – 407	
AD579	10	1.8			X		3 – 87	Parallel or serial output
AD7579	10	18.5		X		X	3 – 237	8-bit bus interface
AD7580	10	18.5		X		X	3 – 237	
AD571	10	25			X		3 – 39	
AD573	10	30			X	X	3 – 53	8/16-bit μ P interface
AD575	10	30			X	X	3 – 73	Serial data port
CAV-1220	12	0.05		X	X		3 – 419	
CAV-1205	12	0.2		X	X		3 – 415	
CAV-1202	12	0.5		X	X		3 – 411	
MOD-1205	12	0.5		X	X		3 – 443	
AD9003	12	1		X	X		3 – 345	
HAS-1201	12	1		X	X		3 – 423	
HAS-1202A	12	1.6			X		3 – 429	
HAS-1204	12	2		X	X		3 – 433	
HAS-1202	12	2.9			X		3 – 429	
AD578	12	3			X		3 – 81	
AD7672	12	3				X	3 – 267	
AD5240	12	5			X		3 – 391	Buffered input
AD7572	12	5			X	X	3 – 211	
AD678	12	10		X	X	X	3 – 123	
AD7870	12	10		X	X	X	3 – 317	
AD7878	12	10		X	X	X	3 – 323	w/8-sample FIFO
AD1332	12	8		X	X	X	3 – 175	w/DSP interface and antialiasing filter
AD ADC84/5	12	10			X		3 – 391	
AD5210	12	13					3 – 189	Available w/reference
AD674A	12	15			X	X	3 – 113	
AD368	12	20		X	X		3 – 13	w/PGA
AD369	12	20		X	X		3 – 13	w/PGA
AD572	12	25			X		3 – 45	
AD ADC80	12	30			X		3 – 383	
AD574A	12	35			X	X	3 – 61	8/16-bit μ P interface
AD363	12	40	16	X	X		9 – 5	2 chip set
AD364	12	50	16	X	X	X	9 – 5	2 chip set
AD5200	12	50					3 – 189	Available w/reference
AD7578	12	100				X	3 – 231	w/autozero comparator
AD7582	12	100	4			X	3 – 261	w/autozero comparator

Model	Resolution Bits	Conversion		Mux/ No. Chan's	SHA	Reference	μ P Interface	Page	Notes
		Time μ s							
HAS-1409	14	9			X	X		3 - 437	
AD679	14	10			X	X	X	3 - 135	
ADC1131	14	12				X		3 - 399	
ADC1130	14	25				X		3 - 399	
DAS1152	14	40			X	X		9 - 23	
DAS1157	14	55			X	X		9 - 27	
DAS1153	15	50			X	X		9 - 23	
DAS1158	15	55			X	X		9 - 27	
AD376	16	15				X		3 - 31	
AD1376	16	15				X		3 - 179	
AD1380	16	20			X	X		3 - 187	
ADC1140	16	35				X		3 - 403	
AD ADC71/72	16	50				X		3 - 375	
DAS1159	16	55			X	X		9 - 27	
AD374	16	65				X		3 - 23	
AD1170	18	1000				X	X	3 - 155	Programmable resolution, integration time
AD1175K	22	50ms				X	X	3 - 167	Multiple-slope integration technique

Orientation

Analog-to-Digital Converters

FACTORS IN CHOOSING AN A/D CONVERTER

In this catalog, there are listed approximately 50 different families of analog-to-digital converters (ADCs). If one were to consider all the variations, there would be considerably more than 100 different types to choose among. The reason for so many different types is the number of degrees of freedom in selection-technological, functional, performance and package. Complete information on converters may be found in the 700-page book, *Analog-Digital Conversion Handbook*, published by Prentice-Hall, Inc.

FUNCTIONAL CHARACTERISTICS

Block diagrams illustrating the various conversion techniques appear on individual data sheets.

The moderate-speed converters described in this catalog (<1MHz) employ two fundamental techniques – *successive approximations* for moderate-to-high resolution at moderate-to-high speed, and *integration* for high resolution at modest speeds. The AD574A and ADC1130/1131 are examples of the former, the AD1175 the latter.

Like a chemist's balance with binary weights (1/2, 1/4, 1/8, etc.), the *successive approximation* converter compares the unknown input with sums of accurately-known binary fractions of full scale starting with the largest (2^{-1}) and rejecting any that change the comparator's state ("tip the scale"). At the end of conversion (EOC), the output of the converter is a digital word representing the ratio of the input to full scale by a fractional-binary code.

Integrating types count pulses for a period proportional to the input. The charge balancing integrating converter (essentially a voltage-to-frequency converter) measures the input signal by balancing a proportional current against a train of precisely controlled reference pulses using an integrator (AD1170). During the integration phase, the input signal is measured; during the computation phase, the data from the first phase is processed and calibration factors applied. This type of converter can provide very high resolution and accuracy.

The video converters described here (AD9002, CAV-1205, etc.) employ two basic encoding techniques: simultaneous, or *flash* conversion, and serial-Gray-Code conversion. High resolution and high speed are obtained by *subranging* i.e., by performing an n-bit conversion in two steps; Analog Devices has perfected a form of subranging known as DCS – *digitally corrected subranging* – which permits accurate resolutions of 12 bits and more.*

In *flash* conversion, the analog signal is compared against $2^n - 1$ graded voltage levels using as many comparators, and the comparator output logic levels are processed by a priority encoder which converts the "thermometer" output to a binary (or Gray) code. Since the whole conversion occurs essentially simultaneously, it is the fastest means of conversion, but it requires many accurate comparators and large numbers of gates.

In *serial* analog-parallel-digital conversion, there are a number of cascaded stages, each having a gain of +2 for signals less than one-half the reference, and a gain of -2 for signals between

one-half the reference and full scale. At each stage, a decision is made as to whether the signal is larger (1) or smaller (0) than one-half the reference; the stage's analog output becomes the input to the next stage. The complete time for one conversion is determined by the propagation delay of the analog signal through all stages; however, since the decision of each stage can be latched as soon as the stage has settled (and a new conversion can, in principle, be started as soon as the first bit has been latched), the rate at which conversions come out of the pipeline is considerably faster than the time for one sample to go through the conversion process. Though fast, this process is difficult to implement accurately for more than a few bits because of the compounding of gain (hence errors).

A *subranging* converter digitizes to a group of more-significant bits and stores them in a latch. A fast, very high-accuracy D/A converter converts them to an analog signal which is then subtracted from the input. The difference, or residue, is amplified and digitized, and (in DCS) the result is combined digitally in such a way as to correct for midscale conversion errors.

Whatever the technique, these A/D converters comprise several essential functions: an analog section, a digital data-generating section, data outputs and digital controls.

Analog Section

This section requires a reference, one or more high-gain comparators, and either a D/A converter (successive approximations) or a controllable integrator. The reference may be internal or external, fixed or variable, and of a specified polarity/sense in relation to the analog input. In ratiometric conversion, the reference is usually external and variable.

In successive approximation converters, the comparator is generally used in the *current-summing* mode; that is, the current output of the DAC is summed with the current developed in the DAC's "feedback resistor" by the input voltage (of opposite polarity), and the balancing action of the converter tends to bring the summing junction towards a voltage null (much like that of an op amp) at the end of conversion. The typical DAC feedback options, when applied in an ADC, provide input-scaling choices. When the bipolar-offset connection is jumpered to the summing point, input signals of both polarities can be handled. The current-switching action of the DAC, at the typically fast clock rates used in successive approximation converters, can disturb the output of the analog signal source, especially if it is a slow high-precision op amp. In such cases, buffering may be necessary.

Sample and Hold

When an ADC without a sample and hold is used, the analog input must not change by more than 1/2 LSB during the conversion. For some applications this constraint is not a concern, but it limits the bandwidth of the signal that can be applied to the converter. A sample-and-hold circuit must be used in front of the ADC if increased bandwidth is required. This sample and hold can be external, or an integral part of the converter (e.g., AD7579/AD7580).

*A considerable amount of useful information about the differences between video conversion and moderate-speed conversion can be found in the article "Very High Speed Data Acquisition," by Ed Graves in *Analog Dialogue* 13-2, available upon request.

Digital Data-Generating Section

In successive-approximation types, this section consists of a discrete or integrated successive-approximations register (SAR), its controls and inputs from the comparator and clock (which is on-board, but in many cases permits external clock pulses, frequency adjustment and/or control). In integrating types, this section consists of the clock-pulse generator, the counter(s), the input from the comparator and the associated controls. Often, provisions are made for the pulse train to be jumpered to the counter externally so that the pulse train can be operated on externally, or can transmit its train of pulses to a remote counter. In a few types there are no on-board counters or registers; the pulse train, magnitude, overrange and control terminals are intended to communicate with external counters and registers.

Data Outputs

Factors to consider here include coding, resolution, overrange information, levels, format, validity and timing. *Coding* is usually binary including jumper-connected offset-binary and/or twos complement for bipolar input signals. For some types, BCD is available with sign-magnitude for bipolar inputs. Output coding specs should always be checked for digital polarity (positive- or negative-true) of both magnitude and sign information. The *resolution* (number of output bits) must be sufficient for the application; in addition, the specifications must be checked to ascertain that not only will all 2^n (binary) output codes be present (no missing codes), but they must all be present at any temperature in the operating range and related to the input with sufficient accuracy. Integrating types generally have no problems with missing codes (except sometimes at zero, with sign-magnitude coding); nevertheless, nonlinear integration can cause the conversion relationship to become nonlinear. Successive-approximation types have no way of determining *overrange*; they simply fill up. However, counter types roll over and put out a carry flag to signal overrange. Analog Devices offers ADCs, with 4- through 22-bit resolution, with a span of conversion times from milliseconds to nanoseconds.

The *data levels* available at the converter output must be checked (TTL, low-voltage CMOS, high-voltage CMOS, ECL), as must the load-driving capability and fanout, and the supply conditions under which appropriate output levels will be furnished. The available choice of output *formats* must also be as desired – parallel, serial, byte-serial, and/or pulse-train. If the converter is intended to communicate directly with an 8-bit data bus, the output should have three-state capability, and parallel outputs must be enabled in bytes of eight or fewer lines (AD573, AD574A). If the output is serial, it is usually NRZ (non-return-to-zero) and should be accompanied by a set of synchronized clock-pulses.

A *status* (or *busy* or EOC) output changes state to indicate when the data becomes *valid*. The exact nature of this transition should be specified – polarity, timing, levels, etc. For serial data, the exact relationship between the data and the synchronizing clock should be specified to indicate when each bit becomes valid, and for how long. In general, the *timing* of the whole conversion process must be clearly understood, especially if high speeds are necessary, either for conversion or for communication with a processor (or both). The timing diagrams on specification sheets

are usually accompanied by adequate descriptions of the conversion process and specifications of the critical interface parameters.

Controls

The functions, action (levels or edges), polarity and timing of all control inputs and outputs should be clearly understood, as well as their loading characteristics and dependence on the supply. In addition to the essential *start-conversion-command* input and a *status* output, various control commands may be available, such as *clock inhibit*, *high- (low-) byte enable*, *status enable* and – for speeding up conversion at the cost of resolution in successive-approximation converters – *short-cycle*.

Many ADCs are designed to interface directly to the bus of a computer or microprocessor. These ADCs provide the necessary control and handshake lines, as well as data bit registers, to minimize and often eliminate the required interface circuitry. The bus timing should be studied with respect to the timing provided by the ADC interface, especially as the processor executes a data read cycle to the ADC to retrieve the conversion results. Systems with higher speed clocks require either shorter minimum write pulse widths (such as 50ns for the AD7579/AD7580) or the use of processor-wait states when the ADC is addressed.

STATIC AND DYNAMIC PERFORMANCE SPECIFICATIONS

All ADCs are specified using terms such as accuracy, linearity, offset, defined and explained below. These static, or “dc,” parameters are necessary and sufficient for many applications; they may not be sufficient for others, such as those in digital signal processing, adaptive filtering or waveform generation. Dynamic ac specifications define how the ADC performs using parameters such as signal-to-noise ratio (SNR), intermodulation distortion (IMD) and total harmonic distortion (THD). These specifications characterize the performance of the ADC output in applications where the envelope of output changes and output timing errors are critical.

POWER SUPPLIES

Appropriate power supplies should be made available considering the logic levels and analog input signals to be employed in the system. The appropriate degree of power-supply stability to meet the accuracy specifications should be provided. Any recommended external protection circuitry should be planned for. In many cases, separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals while ensuring that a connection between grounds can always exist at one point, even if the “mecca” point is inadvertently unplugged from the system.

APPLICATION CHECKLIST

The designer will generally require specific information in the following categories before proceeding to the selection process:

- Accurate description of input and output
 1. Analog signal range and source or load impedance
 2. Digital code needed – binary, offset binary, twos complement, BCD, etc.
 3. Logic level system, i.e., TTL/DTL compatible

- What is the needed data throughput rate?
- What are the control interface details?
- What does the system error budget allow for the converter?
- What are environmental conditions – temperature range, time, supply voltage – over which the converter should operate to the desired accuracy?

For A/D converters, the following considerations are typical.

- What is the analog input voltage range, and to what resolution must the signal be measured?
- What is the requirement for linearity error (or relative accuracy error)?
- To what extent must the various sources of error be minimized as environmental temperature changes?
- How much time can be allowed in the system for each complete conversion? What aperture uncertainty and acquisition time are needed for the sample-and-hold?
- How stable is the system power supply? What errors will result from power supply terminal voltage variations of this order?
- Can the system tolerate missed codes under any conditions?
- What is the character of the input signal? Is it noisy, sampled, filtered, rapidly varying, slowly varying? What kind of pre processing is to be (or can be) done that will affect the choice (and cost) of the converter? Is aliasing a potential problem?

SPECIFICATIONS AND TERMS

Definitions of performance specifications and related information are to be found on the following pages in alphabetical order.*

Accuracy, Absolute

The error of an A/D converter at a given output code is the difference between the theoretical and the actual analog input voltages required to produce that code. Since the code can be produced by any analog voltage in a finite band (see Quantizing Uncertainty), the “input required to produce that code” is defined as the midpoint of the band of inputs that will produce the code. For example, if 5 volts ($\pm 1.2\text{mV}$) will theoretically produce a 12-bit half-scale code of 100000000000, then a converter for which any voltage from 4.997V to 4.999V will produce that code will have absolute error of $1/2 (4.997 + 4.999) - 5$ volts = -2mV .

Absolute error comprises gain error, zero error and nonlinearity, together with noise. Absolute-accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.

*For video converters, there are a number of additional application-oriented specifications pertaining to the device's use in a system (e.g., *noise power ratio*, *differential phase*, *differential gain*, *signal-to-noise ratio*). Some useful references for understanding such specifications can be found in the following publications available from Analog Devices, Computer Labs Division, 7910 Triad Center Drive, Greensboro, NC 27409.

Kester, W.A., “PCM Signal Codecs for Video Applications,” *SMPTE Journal*, Volume 88, November 1979, pp 770-778.

Pratt, W.J., “Test A/D Converters Digitally,” *Electronic Design*, December 6, 1975.

Smith, B.F. and Pratt, W.J., “Understanding High-Speed A/D Converter Specifications,” Computer Labs, 1974.

Accuracy, Relative

Relative accuracy error, expressed in %, ppm or fractions of an LSB, is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristic) from its theoretical value (relative to the same range) after the full-scale range (FSR) has been calibrated.

Since the discrete points on the theoretical transfer characteristic lie on a straight line, this deviation can also be interpreted as a measure of nonlinearity (see Linearity).

The “discrete points” of an A/D transfer characteristic are the midpoints of the quantization bands at each code (see Accuracy, Absolute).

Aperture Time

This is the interval between the application of the *hold* command to a sample/track-and-hold and the actual opening of the switch. The aperture time consists of a delay (which depends on the logic and the switching device – 5ns for HTS-0025) and an uncertainty (due to jitter – 20ps max rms for HTS-0025). When a sample-and-hold is used in an application where timing is critical, the timing of the hold command can be advanced to compensate for the known component of aperture delay. The jitter, however, imposes the ultimate limitation on timing accuracy. When a sample-and-hold is used with an ADC, the timing uncertainty of the conversion process is reduced by the ratio of aperture jitter to the conversion time, i.e., the maximum frequency which can be handled with less than 1LSB error due to timing is $2^{-n} / (\pi \tau_{\text{au}})$ instead of $2^{-n} / (\pi \tau_{\text{c}})$, where τ_{au} is the aperture uncertainty and τ_{c} is the conversion time.

Common-Mode Rejection (CMR)

The ability of a device to reject the effect of voltage applied to both input terminals simultaneously. Usually expressed as the log of a “common-mode rejection ratio,” e.g., 1,000,000:1 (CMRR) or 120dB (CMR). A CMRR of 1,000,000 to 1 means that a 1V common-mode voltage passes through the amplifier as though it were a differential signal of one microvolt at the input.

Conformance, Straight-Line


This indicates how closely the ADC transfer characteristic conforms to a reference straight line. This straight-line conformance is critical in DSP applications where deviations from a straight line are seen as distortion, while gain and offset errors are not as serious. The straight-line conformance error is measured from the center of each code to the best-fit straight line.

Conversion Time and Conversion Rate

The time required for a complete measurement by an ADC is called *conversion time*. For most converters (assuming no significant additional systemic delays), this is identical to the inverse of *conversion rate*. However, in some high-speed converters, because of pipelining, new conversions are initiated before the results of prior conversions have been determined; thus, for example, the CAV-1250 can provide 12-bit output data at a 3.85MHz word rate (260ns/conversion), even though the time for any one conversion, from start to finish, is two 280ns encode periods plus 195ns, or 755ns at 3.85MHz.

Dual-Slope Converter

An integrating analog-to-digital converter in which the unknown signal is converted to a proportional time interval, which is then measured digitally. This is done by integrating the unknown for a predetermined time. Then a reference input is switched to the integrator and integrates “down” from the level determined by the unknown until a “zero” level is reached. The time for the second integration process is proportional to the average of the unknown signal level over the predetermined integrating period. A digital time-interval meter (i.e., counter) is generally used as the output indicator.



Feedthrough

Undesirable signal coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., *feedthrough error* in a multiplexer. It is variously specified in %, ppm, fractions of 1LSB, or fractions of 1 volt, with a given set of inputs at a specified frequency.

“Flash” Converter

A converter in which all the bit choices are made at the same time. It requires $2^n - 1$ voltage-divider taps and comparators, and a comparable amount of priority encoding logic. An extremely fast scheme, it requires large numbers of precision components. Flash converters are often used for partial conversions in *subranging converters*.

Full-Scale Error

The ideal difference between the first transition voltage and last transition voltage for an ADC is (F.S. - 2LSB). Full-Scale Error is defined as the deviation between this ideal difference and the measured difference.

Gain Adjustment

The “gain” of a converter is that analog scale factor setting that provides the nominal conversion relationship, e.g., 10V full scale in a fixed-reference converter, or 100% of full scale in a ratiometric converter. Gain- and zero-adjustment principles are discussed under *zero*.

Harmonic Distortion (and Total Harmonic Distortion)

The ADC is driven by a spectrally pure, analog sine wave from a signal generator. The ADC outputs are analyzed via FFT and the ratio of the rms sum of the harmonics of the ADC output to the fundamental value is the THD. Usually, only the lower order harmonics are included, such as second through fifth:

$$THD = 20 \log \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2, V_3, V_4 and V_5 are the rms amplitudes of the individual harmonics.

Intermodulation Distortion

The ADC is driven by an analog signal source producing two combined sine waves of frequencies f_a and f_b . As with any imperfectly linear device, distortion products (of order $m + n$) are produced at sum and difference frequencies of $mf_a \pm nf_b$, where $m, n = 0, 1, 2, 3 \dots$ by the ADC. Intermodulation terms are those for which m or n is not equal to zero. The second order terms include $(f_a + f_b)$, and $f_a - f_b$, and the third order terms are $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$ and $(f_a - 2f_b)$. The ADC outputs are analyzed by FFT. IMD is defined as:

$$IMD = 20 \log \frac{(\text{rms sum of the sum and difference distortion products})}{\text{rms amplitude of the fundamental}}$$

Least Significant Bit (LSB)


In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the “least significant bit” is that digit (or “bit”) that carries the smallest value or weight. For example, in the natural binary number 1101 (decimal 13, or $2^3 + 2^2 + 0 + 2^0$), the rightmost “1” is the LSB. Its analog weight, relative to full scale, is 2^{-n} , where n is the number of binary digits. It represents the smallest change that can be resolved by an n -bit converter.

Linearity Error

Linearity error of a converter, expressed in percent or parts-per-million of full-scale range, or fractions of a least-significant bit, is the deviation of the analog values from a straight line, in a plot of the measured conversion relationship. The straight line can be either a “best straight line,” determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristic from this straight line; or it can be a straight line passing through the end points of the transfer characteristic after they have been calibrated. Sometimes referred to as “end-point” nonlinearity, the latter is both a more conservative measure and is much easier to verify in actual practice. “End-point” nonlinearity is similar to relative accuracy error (see Accuracy, Relative). Linearity has two components – *differential* and *integral* nonlinearity.

Linearity, Differential and Integral

A digital output code should correspond to a quantum of analog input values exactly 1LSB in width (2^{-n} of full scale, for an n -bit converter). Any deviation of the measured “step” from the ideal width is called Differential Nonlinearity. It is an important specification, because a differential nonlinearity error greater than 1LSB can lead to nonmonotonic behavior of a D/A converter and missed codes in an A/D converter employing such a DAC. A flagrant example of differential nonlinearity is shown here.



In the illustration, the horizontal bars represent the measured DAC output values corresponding to six adjacent digital codes. The DAC is nonlinear in that the next least-significant bit (XX010) is 1 1/2LSB too large. Thus, instead of the five quanta, or steps, being all equal ($= 1\text{LSB}$), quantum 2 is 2 1/2LSB and quantum 4 is $-1/2\text{LSB}$. The differential linearity error, the difference between the actual quantum width and the ideal 1LSB, is 1 1/2LSB for quantum 2 and $-1/2\text{LSB}$ for quantum 4.

When this DAC is used in successive-approximations conversion, it will lead to a missed code. Analog inputs slightly larger than the value of XX100 will be converted to XX100, and analog inputs slightly less than the value of XX100 will be converted to XX010. The code XX011 will not exist; it will be a *missed code*.

Often, instead of a maximum differential nonlinearity specification, there will be a simple specification of “no missed codes” which implies a differential nonlinearity less than 1LSB.

While differential nonlinearity deals with errors in step size, *integral nonlinearity* has to do with deviations of the overall shape of the conversion response. Even converters that are not subject to differential linearity errors (e.g., integrating types) have integral linearity (sometimes just “linearity”) errors.

Power-Supply Sensitivity

The sensitivity of a converter to dc changes in power-supply voltages is normally expressed in terms of percentage change in analog input value (or fractions of the analog equivalent of 1LSB), corresponding to a given code for a 1% dc change in the power supply, e.g., $0.05\%/\Delta V_S$. Power-supply sensitivity may also be expressed in relation to a specified dc shift of the supply voltage. High-accuracy ADCs intended for battery operation require excellent rejection of large supply variations.

Quad-Slope Converter

This is an integrating analog-to-digital converter that goes through two cycles of *dual-slope* conversion, once with zero input and once with the analog input being measured. The errors determined during the first cycle are subtracted digitally from the result in the second cycle. The scheme results in an extremely accurate converter.

Quantizing Uncertainty (or “Error”)

The analog continuum is partitioned into 2^n discrete ranges for n-bit conversion. All analog values within a given range are represented by the same digital code usually assigned to the nominal midrange value. There is, therefore, an inherent quantization uncertainty of $\pm 1/2\text{LSB}$, in addition to the actual conversion errors. In integrating converters, this “error” is often expressed as “ ± 1 count.”

Ratiometric Converter

The output of an A/D converter is a digital number proportional to the ratio of (some measure of) the input to a reference. Most requirements for conversions call for an absolute measurement, i.e., against a fixed reference. In some cases, where the measurement is affected by a changing reference voltage (e.g., the voltage applied to a bridge), it is advantageous to use that same reference as the reference for the conversion, to eliminate the effect of variation. Ratiometric conversion can also serve as a substitute for analog signal division (where the denominator changes but little during the conversion).

Signal-to-Noise Ratio

Signal-to-Noise Ratio (SNR) is measured signal to noise at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine-wave input is given by:

$$\text{SNR} = (6.02N + 1.76) \text{ dB},$$

where N is the number of bits in the ADC. Thus for an ideal 10-bit ADC, $\text{SNR} = 62\text{dB}$.

Slew Rate

Slew rate is the maximum allowable rate of change of input signal such that the digital sample values are not in error.

Stability

Stability of a converter usually applies to the insensitivity of its characteristics with time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion in tables of specifications (see “Temperature Coefficients”).

Subranging Converters

In this type of converter, an extremely fast conversion produces the most significant portion of the output word. This portion is converted back to analog with a fast high-accuracy D/A converter and subtracted from the input. The resulting residue is converted to digital at high speed and combined with the results of the earlier conversion to form the output word. In *digitally corrected subranging* (DCS), the two bytes are combined in a manner that corrects for the error of the LSB of the most significant byte. For example, using 8-bit and 5-bit conversion, and this proprietary technique, a full-accuracy high-speed 12-bit converter can be built.

Successive Approximations

Successive approximations is a high-speed method of comparing an unknown against a group of weighted references. The operation of a successive approximations A/D converter is generally similar to the orderly weighing of an unknown quantity on a precision chemical balance using a set of weights such as: 1 gram, 1/2 gram, 1/4 gram, 1/8 gram, 1/16 gram, etc. The weights are tried in order, starting with the largest. Any weight that tips the scale is removed. At the end of the process, the sum of the weights remaining on the scale will be within 1LSB of the actual weight ($\pm 1/2\text{LSB}$, if the scale is properly biased – see *zero*).

Temperature Coefficients

In general, temperature instabilities are expressed in $\%/\text{C}$, ppm/C , as fractions of 1LSB/ $^{\circ}\text{C}$, or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter divided by the corresponding temperature change. Parameters of interest include, *gain*, *linearity*, *offset* (bipolar) and *zero*. The last three are expressed in $\%$ or ppm of full-scale range per Celsius degree.

Gain Tempco: Two factors principally affect converter gain instability with temperature:

1. In fixed-reference converters, the reference source will vary with temperature. For example, the tempco of an AD581L is typically 5ppm/°C.
2. The ratiometric circuitry has a sensitivity to temperature.

Linearity Tempco: Sensitivity of linearity to temperature over the specified range. To avoid missed codes, it is sufficient that the differential nonlinearity error be less than 1LSB at any temperature in the range of interest. The *differential nonlinearity temperature coefficient* may be expressed as a ratio, as a maximum change over a specified temperature range, and/or implied by a statement that there are no missed codes when operating within a specified temperature range.


Offset Tempco: The temperature coefficient of the all-DAC-switches-off (minus full-scale) point, of a bipolar successive-approximations converter, is dependent on three variables:

1. The tempco of the reference source
2. The voltage stability of the input buffer and the comparator
3. The tracking capability of the bipolar-offset resistors and the gain resistors.

Unipolar Zero: The zero tempco of an ADC is dependent only on the zero stability of the integrator and/or the input buffer and the comparator. It may be expressed in $\mu\text{V}/^\circ\text{C}$, or in percent or ppm of full-scale per degree C.

Zero- and Gain-Adjustment Principles

The zero adjustment of a unipolar ADC is set so that the transition from all-bits-off to LSB-on occurs at $1/2 \times 2^{-n}$ of nominal full scale. The gain is set for the final transition to all-bits-on to occur at F.S. $(1 - 3/2 \times 2^{-n})$. The “zero” of an offset-binary bipolar ADC is set so that the first transition occurs at $-F.S. (1 - 2^{-n})$ and the last transition at $+F.S. (1 - 3 \times 2^{-n})$. The data sheet instructions should be followed.



Zero Code Error

This is a measure of the difference between the ideal (0.5LSB) and the actual differential analog input level required to produce the first positive LSB code to transition (00 . . . 00 to 00 . . . 01).

AD368/AD369

FEATURES

Low Cost Data Acquisition Systems Including:
Programmable Gain Instrumentation Amplifier
Track-and-Hold Amplifier
12-Bit A/D Converter

Digitally Controlled Gains:

AD368 Gains = 1, 8, 64, 512

AD369 Gains = 1, 10, 100, 500

50kHz Throughput Rate

Small Size: 28-Pin Hermetic Double DIP

Guaranteed No Missing Codes Over

Specified Temperature

True 12-Bit Linear; Error $\leq 1/2$ LSB (B-Grade)

Unipolar or Bipolar Operation

MIL-STD-883B Screening Available

APPLICATIONS

Microprocessor Based Data Acquisition

Wide Dynamic Range Measurement Systems

Analytic and Medical Instruments

Multichannel Systems With High/Low Level Signals

PRODUCT DESCRIPTION

The AD368/AD369 are low cost, wide dynamic range data acquisition systems which condition and subsequently convert an analog signal into a 12-bit digital word. They include a programmable gain amplifier, a track-and-hold amplifier, and a 12-bit analog-to-digital converter – all in a 28-pin dual in-line package.


The digitally programmable-gain amplifier (PGA) of the AD368 enables the user to select binary-based gains of 1, 8, 64, and 512. These gain steps are especially useful in extending system dynamic range in DSP applications. The PGA of the AD369, with gains of 1, 10, 100, and 500, allows the user to choose full-scale input voltage ranges of 10V, 1V, 100mV, and 20mV, respectively. In addition, the precision differential input of the PGA provides the AD368/AD369 with excellent common-mode rejection.

The track-and-hold amplifier (T/H) features excellent linearity, low noise, and an internal hold capacitor.

The successive approximation analog-to-digital converter (ADC) features true 12-bit operation, with 0.012% max nonlinearity (B-grade). The user can select bipolar or unipolar operation to digitize both ac and dc input signals.

The AD368/AD369 provide a completely specified (industrial and military temperature ranges) and tested function in a space saving 28-pin hermetic package for system designers with cost, space, and time constraints.

AD368/AD369 FUNCTIONAL DIAGRAM
AND PIN DESIGNATION



SPECIFICATIONS

(typical @ +25°C, $V_s = \pm 15V$, +5V, $R_{SPAN} = 63\Omega$ and $R(B/P) = 31\Omega$ unless otherwise noted)

Parameter	AD368AD/SD AD369AD/SD			AD368BD AD369BD			Units
	Min	Typ	Max	Min	Typ	Max	
ANALOG INPUT							
Voltage Range, Unipolar (G = 1)	0		+10	*		*	V
Voltage Range, Bipolar (G = 1)	-5		+5	*		*	V
Common-Mode Voltage		$12 - (V_{DIFF} \times G/2)$			*		V
Resistance		10^9			*		Ω
Capacitance		5			*		pF
Bias Current (I_B)		10	50		*	25	nA
I_B vs. Temperature		50			*		pA/°C
Input Offset Current (I_{OS})		2	20		*	10	nA
I_{OS} vs. Temperature		20			*		pA/°C
Noise Current (0.1 to 10Hz)		60			*		pA p-p
Output Offset Voltage (V_{OS}) ¹		$5 + 0.02 \times G$	$25 + 0.2 \times G$		*	$10 + 0.1 \times G$	mV
V_{OS} vs. Temperature		$70 + 0.2 \times G$	$300 + 2.0 \times G$		*	*	$\mu V/°C$
V_{OS} vs. Common-Mode Voltage ²		$60 + 0.5 \times G$	$320 + 3.2 \times G$		*	$150 + 1.5 \times G$	$\mu V/V$
V_{OS} vs. Supply Voltage ³		$100 + 1.0 \times G$	$2300 + 10 \times G$		*	$1000 + 4 \times G$	$\mu V/V$
Output Noise Voltage (rms)					*		
G = 1		250			*		μV
G = 8, 10		260			*		μV
G = 64, 100		340			*		μV
G = 512, 500		600			*		μV
DIGITAL INPUTS⁴							
V_{IH}	3.0		V_{CC}	*		*	V
V_{IL}	0.0		0.8	*		*	V
I_{IH}, I_{IL}		0.01	1.0		*	*	μA
C/S Pulse Width	50			*			ns
DIGITAL OUTPUTS, 12-BIT PARALLEL							
V_{OH} @ $I_{OH} = -40\mu A$	3.6	5.0		*	*		V
V_{OL} @ $I_{OL} = 1.6mA$		0.2	0.4		*	*	V
SIGNAL DYNAMICS							
Conversion Time (t_C)		12	15		*	*	μs
t_C vs. Temperature		-10			*		ns/°C
System Throughput Rate ⁵							
G = 1, 8, 10			50			*	kHz
G = 64, 100			50			*	kHz
G = 512, 500			20			*	kHz
Gain Switching Time		1.5	2.0		*	*	μs
PGA Settling Time (to 1/2LSB)							
G = 1, 8, 10		8	10		*	*	μs
G = 64, 100		12	15		*	*	μs
G = 512, 500		40	50		*	*	μs
Amplifier - 3dB Bandwidth							
G = 1		1000			*		kHz
G = 8, 10		400			*		kHz
G = 64, 100		150			*		kHz
G = 512, 500		40			*		kHz
T/H Acquisition Time (t_{ACQ} to 1/2LSB)			3		*	*	μs
T/H Aperture Delay Time (t_{AP})		140	250		*	*	ns
t_{AP} vs. Temperature		-0.3			*		ns/°C
Aperture Jitter		1			*		ns
ACCURACY							
Integral Nonlinearity		0.30	0.75		*	0.5	LSB
Differential Nonlinearity (DNL) ⁶		0.30	0.90		*	0.5	LSB
Gain Error @ G = 1		0.05	0.5		*	0.2	%
@ Other Gains Referred to G = 1 ⁷		0.01	0.1		*	0.05	%
Gain vs. Temperature @ G = 1		3	30		*	*	ppm/°C
@ Other Gains Referred to G = 1		3	10		*	*	ppm/°C
Gain vs. Supply Voltage							
$V_P \pm 10\%$		10	30		*	*	ppm/%
$V_N \pm 10\%$		5	30		*	*	ppm/%
$V_{CC} \pm 10\%$		5	15		*	*	ppm/%

Parameter	AD368AD/SD AD369AD/SD			AD368BD AD369BD			Units
	Min	Typ	Max	Min	Typ	Max	
MONOTONIC TEMPERATURE RANGE							
12 Bits	-25		+85	-25		+85	°C
	-55 (S Grade)		+85 (S Grade)				°C
10 Bits	-55 (S Grade)		+125 (S Grade)				°C
REFERENCE							
Voltage (V_{REF})	6.28	6.30	6.32	*	*	*	V
V_{REF} vs. Temperature			20			*	ppm/°C
Internal Resistance		2			*		Ω
External Load			0.5			*	mA
POWER REQUIREMENTS							
Positive Supply Range	+13.5	15	16.5	*	*	*	V
Negative Supply Range	-13.5	-15	-16.5	*	*	*	V
Logic Supply Range	4.5	5.0	5.5	*	*	*	V
Supply Current, $V_{IN} = 10V, f_C = 50kHz$							
+15V		15	20		*	*	mA
-15V		30	35	*	*	*	mA
+5V		20	30		*	*	mA
Power Consumption		775			*	*	mW
THERMAL RESISTANCE (J-A)		25			*		°C/W
PACKAGE OPTION⁸							
DH-28A		AD368AD/SD AD369AD/SD			AD368BD AD369BD		

NOTES

*Same specifications as A Grade.

¹Offset voltage applies to both bipolar and unipolar operating modes.

² $V_{CM} = \pm 10V$.

³ $V_S = \pm 10\%$.

⁴For digital inputs, pull-up resistors needed (typ 5k Ω) when interfacing with TTL/DTL logic.

⁵Assumes pipelining, i.e., signal is inputted to I.A. when T/H goes into hold mode, allowing voltage to settle concurrently with A/D conversion (see timing diagram).

⁶Includes T/H droop rate.

⁷This is gain error (% FS) after error at G = 1 is cancelled by adjustment. Without adjustment, total error becomes:

$$E(\text{Total}) = E(G=1) + E(G=8/10, 64/100, \text{ or } 512/500).$$


⁸See Section 13 for package outline information.

Specifications subject to change without notice.


ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units
Positive Supply, V_P	-0.3	+17	V
Negative Supply, V_N	+0.3	-17	V
Digital-to-Analog Ground	-1	+1	V
Logic Supply	-0.3	+7	V
Analog Input (Either)	V_N	V_P	V
Analog Input Current	-20	+20	mA
Lead Soldering, 10 sec		+300	°C
Operating Temperature Range			
to Specifications: A, B	-25	+85	°C
S	-55	+125	°C
Storage Temperature	-65	+150	°C


LOGIC OUTPUTS TYPICAL PERFORMANCE GRAPHS




Logic Low Level Output Voltage vs. Sink Current



Logic High Level Output Voltage vs. Source Current




Logic Low Level Output Voltage vs. Sink Current




Logic High Level Output Voltage vs. Source Current

AMPLIFIER LARGE SIGNAL RESPONSE



AD369 Input Stage Output Voltage



AD369 Input Stage Settling Time

Theory of Operation

ANALOG INPUT

An analog multiplexer and resistor network form the gain switching circuit of the PGA. As shown in Table I, the user selects a gain according to the state of binary address inputs G0 and G1.

Also shown in the table is the input range data. The full-scale range of the DAS is 10V, and an LSB value is $4.8\mu\text{V}/4.9\mu\text{V}$ in the gain 512/500 mode; therefore, the dynamic range of the AD368/AD369 is 126dB.

The PGA uses a monolithic instrumentation amplifier, which is based on the classic three-op-amp approach. The differential analog input is amplified, according to gain selection, by two input op amps. The third amplifier, a unity gain subtractor, removes any common-mode signal and yields a single-ended output.

DATA CONVERSION

The track-and-hold amplifier is a monolithic device with an internal hold capacitor. It has an acquisition time of $\leq 3\mu\text{s}$.

Input signals are digitized using a successive-approximation A/D converter. The rising (L to H) edge of the Convert Start pulse resets the internal flip-flops of the SAR. The falling (H to L) edge of the pulse initiates the conversion. After an aperture delay of 230ns, the track and hold amplifier goes into the hold mode, and the Status output goes High, indicating a conversion is in progress. Conversion time from the falling edge of the CS




Figure 1a. AD368/AD369 Timing Diagram Without Pipelining

pulse is $15\mu\text{s}$, maximum. A low output on the Status line indicates that the conversion is complete. The data at the output is valid at least 15ns before the Status goes low (see timing diagram). This gives sufficient setup time so that data may be latched to an external register on the falling edge of the Status pulse. The T/H amplifier returns to the tracking mode when the Status line goes low. Data is valid at the output until the next falling edge of a C/S pulse. After a maximum of $3\mu\text{s}$ acquisition time, a new C/S pulse may be issued to begin a new conversion. Timing diagrams are shown in Figure 1.

Figure 1a shows timing when a conversion sequence has first begun. All functions are being performed in series. This is the timing for the first data conversion, assuming a new gain must be selected.

The timing in Figure 1b assumes conversions are progressing continuously. After a conversion has been initiated by the falling edge of the C/S pulse, a new analog signal may be inputted to the DAS or a new gain may be selected. The figure shows that if a new gain is selected, no more than $2\mu\text{s}$ later, the new voltage begins settling at the PGA output. In the G = 512/500 mode, the determining factor for conversion speed is the amplifier settling time and, if necessary, the gain switching time. If the PGA gain is not switched, the conversion time for G = 512/500 becomes $50\mu\text{s}$, maximum, and a minimum throughput rate of 20kHz can be achieved.




Figure 1b. AD368/AD369 Timing Diagram With Pipelining

Gain Code G1 G0	Programmable Gain Amplifier Gain	Analog Input Voltage Range		One Least Significant Bit (LSB) Value
		Unipolar	Bipolar	
0 0	1	0 +10V	-5V +5V	2.44mV
0 1	8, 10	0 +1.25V, +1V	-0.625V, -0.5V +0.625V, +0.5V	0.31mV, 0.24mV
1 0	64, 100	0 +156mV, +100mV	-78mV, -50mV +78mV, +50mV	38μV, 24μV
1 1	512, 500	0 +19.5mV, +20mV	-9.75mV, -10mV +9.75mV, +10mV	4.8μV, 4.9μV

Table I. Input Voltage Range Selection

Using the AD368/AD369

CALIBRATING THE AD368/AD369 WITH TRIMPOTS

This is a calibration procedure which is implemented with potentiometers, resistors, and LEDs. The hardware can be incorporated on the board which utilizes the AD368/AD369 for convenient field calibration.

The ideal transfer function of the AD368/AD369 in Figure 2 shows that the output code steps up from all ones to all zeros as the analog input voltage increases from the minus full scale limit to the plus full scale limit. The purpose of the calibration is to put the first and last bit transitions where they belong; 1LSB above $-FS$ and 1LSB below $+FS$ respectively.

The transfer function shows that for each output code there is an associated quantization uncertainty of 1LSB. For a given code, there is an LSB wide range of possible analog input voltages. Only at the transition point between two adjacent codes is there a precise correlation between input voltage and digital output. This circumstance must be utilized in the calibration or the accuracy may be off by $\pm 1/2LSB$.

In reality, due to noise on the analog input, the transitions do not occur as sharply as illustrated in the figure. When changing codes, the output will toggle constantly while moving from one value to the next. The desired transition point is obtained when 50% of the time the output is above this point and 50% of the time the output is below it. This transition point may be observed on an oscilloscope. Another way to measure this 50% duty cycle is by using a light emitting diode (LED) as shown in Figure 3. The duty cycle is approximately 50% when the LED is about halfway between minimum and maximum brightness.




Figure 2. AD368/AD369 Transfer Function

UNIPOLAR MODE CALIBRATION

Figure 3 shows the AD368/AD369 in the unipolar mode of operation, with calibration hardware connected. The calibration begins with cancellation of the input stage offset voltage by applying 0V to the input and manipulating R_{RTI} and R_{RTO} until the first transition occurs exactly at 0V, regardless of the amplifier gain. The next step in the calibration is to cancel the output stage offset by adjusting R_{RTO} to put the first transition at the proper input voltage of $+1LSB$. Finally, R_{SPAN} is adjusted and the last bit transition is put 1LSB below $+FS$.




Figure 3. AD368/AD369 in the Unipolar Mode with R_{TI} , V_{OS} , R_{TO} , V_{OS} and Span Trimpots

Calibration steps for input stage offset voltage (V_{OS}) cancellation:

1. Connect the inputs to analog ground.
2. Set $G = 512/500$ and turn R_{RTI} all the way clockwise (CW). This shifts the transfer function to the right, causing the output code to be all ones. The LED will light up.
3. Now turn R_{RTI} counterclockwise (CCW) until the LED dims to half brightness. The first transition is now positioned at the $V_{IN} = 0$ line.
4. Switch to $G = 1$ and turn R_{RTO} all the way CW. This will cause the output code to be all ones again.
5. Turn R_{RTO} CCW until the LED dims; the first transition is at 0V again.
6. Switch the gain to $G = 512/500$, turn R_{RTI} CW just enough to assure an all ones code, then turn it CCW until the LED dims to half brightness.
7. Switch the gain back to one, turn R_{RTO} CW enough to assure an all ones code, then turn it CCW until the LED dims.
8. Repeat steps 5 and 6 until the LED brightness does not change when switching between $G = 1$ and $G = 512/500$. The input stage offset voltage is now zero.

Calibration steps for the output stage offset voltage (V_{OS}) cancellation:

1. Connect the inputs to a 2.44mV supply, as in Figure 4.
2. Set $G = 1$, turn R_{RTO} all the way CW, assuring an all ones output and lighting the LED.
3. Turn R_{RTO} CCW until the LED dims to half brightness. The first transition is now 1LSB above 0V.




Figure 4. Input Connection for the R_{RTO} Calibration

Calibration steps for Gain Error (SPAN) cancellation:

1. Apply a precise $10V - 2.44mV$ across the input of the AD368/AD369. A voltage divider as shown in Figure 5 can be employed; in conjunction with a precision voltmeter to verify an input of $9.997,56V$.
2. Set $G = 1$, turn R_{SPAN} all the way CCW, assuring an output of all zeros.
3. Turn R_{SPAN} CW until the LED begins to light up (about half-brightness). At this point the last transition will be at $+FS - 1LSB$.

The calibration in the unipolar mode is now complete.




Figure 5. Input Connection for the R_{SPAN} Calibration

BIPOLAR MODE CALIBRATION

The AD368/AD369, with calibration hardware, are shown in Figure 6 for operation in the bipolar mode. The adjustments begin, as in the unipolar case, with the input stage V_{OS} cancellation. In this case however, the calibration is different because the $0V$ point is now at mid-scale; the MSB is used instead of the LSB. Next in the calibration is to adjust R_{RTO} and put the first LSB transition at an input voltage of $-5V + 1LSB$. Last is the R_{SPAN} adjust to put the last bit transition $1LSB$ below $+5V$.

Input stage V_{OS} cancellation steps:

1. Connect the inputs to analog ground.
2. Select $G = 512/500$ and turn R_{RTI} until the MSB LED is at half-brightness.
3. Switch to $G = 1$ and adjust R_{RTO} until the LED is again at half-brightness.
4. Repeat steps 2. and 3. until the LED brightness does not change when gains are switched. This indicates that the input stage $V_{OS} = 0V$.

Output stage V_{OS} cancellation steps:

1. Set $G = 1$.
2. Connect the plus input to ground and the minus input to $4.997,56$ volts using a voltage divider such as in Figure 7.
3. Turn R_{RTO} completely CW to assure an output code of all ones.
4. Now turn R_{RTO} CCW until the LSB LED dims to half-brightness. The first transition is now $1LSB$ above $-FS$.




Figure 6. AD368/AD369 in the Bipolar Mode with Offset and Gain Trimpots




Figure 7. Voltage Divider to Derive R_{TO} V_{OS} and Span Calibration Voltage

Gain Error cancellation steps:

1. Set $G = 1$.
 2. Now connect the plus input to $4.997,56$ Volts and the minus input to analog ground.
 3. Turn R_{SPAN} completely CCW to assure an output code of all zeros.
 4. Now turn R_{SPAN} CW until the LSB LED begins to light up. At this point the last bit transition will be at $+FS - 1LSB$.
- Calibration in the bipolar mode is now complete.

CALIBRATING THE AD368/AD369 WITHOUT TRIMPOTS

Figure 8 shows the AD368/AD369 in the unipolar mode with calibration hardware consisting of a Quad 8-Bit D/A Converter (AD7226) circuit instead of the previous trimpot configuration. The calibration procedure is basically the same as before except that instead of adjusting the potentiometers, three DACs are used to correct for offsets and gain error. Bipolar calibration may be accomplished by referring to Figure 6.

This calibration routine has some excellent benefits in addition to the elimination of potentiometers. Dipswitches may be used initially to set the 8-bit word values needed for each connection; however, after the word values are determined, this data may be stored into a memory (i.e., RAM) for auto-calibration in the field. The entire calibration may be accomplished under microprocessor control. Temperature offsets may be cancelled by using a temperature sensor in conjunction with a microprocessor.




Figure 8. AD368/AD369 in the Unipolar Mode with D/A Circuit Replacing Trimpots

INPUT PROTECTION

There are two considerations when applying input protection for the PGA: 1) that maximum input current must be limited to less than 20mA and 2) that input voltages must not exceed the supplies. Outside the linear operating range, the input impedance of the AD368/AD369 becomes low and nonlinear due to the input transistors going into saturation. The graph in Figure 9 illustrates the input current vs. differential input voltage relationship without input protection.

Resistors of 1kΩ in series with each input would keep the currents within safe limits for input voltages in the range of $V_P = +15V$ to $V_N = -15V$. Figure 10 shows the external components necessary to protect the AD368/AD369 under all overload conditions at any gain. The diodes to the supplies are necessary if input voltages outside of the range of the supplies are encountered.




Figure 9. Input Current vs. Differential Input Voltage Without Input Protection




Figure 10. Input Protection Circuit for AD368/AD369

The equivalent noise resistance of the AD368/AD369 input stage is only 1kΩ. Input protection resistors, however, will quickly degrade this excellent noise performance. To reduce the noise encountered with added resistors, FETs may be used to limit the input current. FETs, such as the 2N4416, with low I_{DSS} and low on-resistance should be used. Figure 11 shows the protection circuit and Figure 12 shows the input current vs. the differential input voltage with the FET protection circuit. The 20kΩ resistor is put in series with the gate to limit the "reverse" I_{DSS} current and does not add to the noise.

The above input protection circuits also protect the AD368/AD369 in case there is a voltage applied to the input while the supplies are shut off.




Figure 11. Low Noise Input Protection Circuit for AD368/AD369

If using multiplexers, proper device selection can provide AD368/AD369 input protection. Some MUXes limit the maximum current as well as the maximum output voltage to safe levels. Keep in mind that the on resistance of the MUX will add to the input stage noise.




Figure 12. AD625 Input Protection with 2N4416 FETs and FD333 Clamping Diodes

GROUND RETURNS FOR INPUT BIAS CURRENTS

There must be a direct return path for the input bias currents of the PGA input transistors; otherwise, they will charge external capacitances, causing the output to drift uncontrollably or saturate. Therefore, when amplifying floating input sources such as transformers, or ac-coupled sources, there must be a dc path from each input to ground as shown in Figure 13.




Figure 13a. Ground Returns for Bias Currents with Transformer Coupled Input




Figure 13b. Ground Returns for Bias Currents with ac Coupled Inputs

GROUND CONNECTIONS

The digital and analog ground pins of the AD368/AD369 should be tied together as close to the package as possible to avoid noise coupling from the digital ground to the analog circuit. When an application calls for separate grounding entirely, a 0.1μF capacitor should be connected between the AGND and DGND pins to filter out any noise.

POWER SUPPLY DECOUPLING

Each of the AD368/AD369 supply terminals should be capacitively decoupled as close to the IC as possible. A 1μF in parallel with a 0.1μF capacitor is usually sufficient. Analog supplies are decoupled to the analog ground pin and the Logic supply is decoupled to the digital ground pin.

TRACK-AND-HOLD ERRORS

The aperture delay time is the time required for the track-and-hold amplifier to switch from track to hold. Since this is effectively a constant, it may be tuned out by advancing the track-to-hold command with respect to the input signal.

Unlike the aperture delay time, aperture jitter is a true error source and must be considered. Aperture jitter is a result of noise within the switching network. It causes variations in the value of the analog input being held. The aperture error which results from this jitter is directly related to the dV/dT of the analog input and may limit the signal bandwidth. The aperture jitter of the T/H in the AD368/AD369, however, is small enough that the instrumentation amplifier will limit the signal frequency well below the frequency at which the jitter error would be of concern.

Droop rate is the change in output voltage per unit of time while in the hold mode. Hold mode droop originates as leakage from the hold capacitor, of which the major contributors are switch leakage current and bias current. This dV_{OUT}/dT is equal to the ratio of the total leakage current, I_L to the hold capacitance, C_H . The droop rate of the T/H in the AD368/AD369 is included in the differential nonlinearity specification.

COMMON-MODE REJECTION

Common-mode rejection is a measure of the change in output voltage when both inputs are changed by equal amounts. These specifications are usually given for a full-range input voltage change. Care should be taken to assure that both input lines are balanced with regard to parasitic capacitances and source resistances; otherwise, the excellent common-mode rejection of the AD368/AD369 will be degraded.

ERRORS DUE TO BANDWIDTH LIMITATIONS OF THE AD368/AD369

When using the AD368/AD369 to digitize sine-wave signals, it is important to know the frequency at which the system response roll-off will cause an error of 1/2LSB.

The ratio of output to input voltage for the instrumentation amplifier of the AD368/AD369 is:

$$|V_O/V_I| = G / |1 + jf/f_a| = G / [1 + (f/f_a)^2]^{0.5}$$

where f_a equals the -3dB bandwidth and a single-pole roll-off is assumed.

It can be shown that the V_O/V_I ratio will have an error of 1/2LSB for a 12-bit A/D converter when:

$$f(1/2LSB) = f_a / \sqrt{2^{12}} = f_a / 64.$$

The instrumentation amplifier will have reached the limit of 12-bit precision for signal frequencies of $f_a/64$. The frequency can be doubled at the expense of two bits of accuracy.

The frequency at which the amplitude of a 10V p-p sine wave is reduced by one half of an LSB is typically 10kHz, 3.5kHz, 1.7kHz, and 0.5kHz at gains of 1, 10, 100, and 500 respectively.

NOISE CONSIDERATIONS

Assuming normally distributed or white noise, the rms noise voltage E_n of a system is a function of its noise bandwidth BW_N . The correlation between -3dB bandwidth (BW) and BW_N is dependant upon the frequency response of the system under consideration.¹ For a 6dB/octave filter, the ratio is $\pi/2 = 1.57$. For a "brick wall" filter it is one. The noise correlation is simply: $E_N = e_N \sqrt{BW_N}$, where e_N is the noise density (nV/ $\sqrt{\text{Hz}}$).

The noise of the input signal must also be added to the noise of the DAS. Again, in calculating the rms noise contribution of the signal, the BW_N of the source must be considered. If not filter limited before the AD368/AD369 input, the BW_N of the PGA, as stated above, must be used, which is about $\pi/2$ times its -3dB bandwidth.

Input protection resistors will also contribute to the total system noise. The rms noise voltage of a 1k Ω resistor over a noise bandwidth of 1Hz is 4nV. So, the noise voltage of a resistor, R (k Ω) and a noise bandwidth, BW_N (Hz) is: $E_N(R) = 4\text{nV} \sqrt{R \times BW_N}$.

The total system rms noise is given by the equation:

$$E_N(\text{system}) = \sqrt{E_N(\text{AD369})^2 + [G \times E_N(R_{IN})]^2 + [G \times E_N(\text{sig})]^2}$$

Once the system rms noise value is known, the probability of the peak-to-peak value of the noise exceeding an LSB is given in Table II.

LSB/ E_N	Probability of Noise Exceeding 1LSB
1.0	62.0%
2.0	32.0%
3.0	13.0%
4.0	4.6%
5.0	1.2%
5.15	1.0%
6.0	0.27%
6.6	0.10%

Table II.

¹See "Low Noise Electronic Design," by C. D. Motchenbacher, F. C. Fitchen.

OTHER CONSIDERATIONS

One of the more overlooked problems in designing ultra-low-drift dc amplifiers is thermocouple induced offset. In a circuit comprised of two dissimilar conductors (i.e., copper, kovar), a voltage known as the "Seebeck" or thermocouple emf is generated when the two junctions are at different temperatures. Standard IC lead material (kovar) and copper form a thermocouple with a high thermoelectric potential (about 35 $\mu\text{V}/^\circ\text{C}$). This means that care must be taken to insure that all connections in the input circuit of the AD368/AD369 remain isothermal. In addition, the user should also avoid air currents over the circuitry since slowly fluctuating thermocouple voltages will appear as "flicker" noise.


The base emitter junction of an input transistor can rectify out-of-band signals (i.e., RF interference). These rectified voltages act as small dc offset errors. In the case of a resistive transducer, a small capacitor (e.g. 150pF) across the input working against the internal resistance of the transducer may suffice to provide an RC filter without affecting system bandwidth. Again, every effort should be made to match the capacitance at Pins 1 and 2, to preserve CMR.

AD374

FEATURES

- Complete 16-Bit Converter with Reference and Clock**
- $\pm 1/2$ LSB Nonlinearity**
- No Missing Codes to 16 Bits Over Temperature**
- $1/4$ LSB Transition Noise**
- Ultralow Power 275mW max**
- 65μ s Conversion Time**
- Short Cycle Capability**
- 32-Pin Hermetic Metal DIP**

AD374 FUNCTIONAL BLOCK DIAGRAM



3

PRODUCT DESCRIPTION

The AD374 is an ultralow-power, high resolution, 16-bit analog-to-digital converter including reference, clock and a segmented CMOS DAC. The segmented DAC is inherently monotonic, and is the key to providing no-missing-code performance to the 16-bit level. The AD374 also uses a proprietary CMOS Successive Approximation Register (SAR) and dissipates only 230mW (275 max.)

Important performance characteristics of the AD374 include 16-bit integral linearity at 25°C, 14-bit integral over temperature (-40°C to +85°C), 16-bit no-missing-code performance over temperature, and 60μs conversion time. The precision segmented DAC and laser-trimmed thin-film resistors provide the linearity and wide temperature range performance. The AD374 provides data in TTL or 5V CMOS compatible parallel form. The part includes an internal low drift reference; however, the reference out/in connection is external. This allows the user to take full advantage of the low converter gain drift (2ppm FSR/°C) in applications where the internal reference drift (5ppm FSR/°C) is insufficient.

Three user selectable-input voltage ranges are provided, 0 to +10V, ± 5 V and ± 10 V.

PRODUCT HIGHLIGHTS

1. The AD374 provides true 16-bit resolution with ± 1 LSB maximum differential linearity error over temperature.
2. The ultralow power dissipation of 275mW maximum makes the AD374 ideal for remote or battery operated data acquisition applications.
3. Conversion time is 60μs typical to 16 bits, with short cycle available.
4. Two binary codes are available on the AD374 output. Straight binary (SB) is available for the unipolar (0 to +10V) input voltage range, and offset binary (OB) for the bipolar input ranges (± 5 V, ± 10 V). Twos complement (TC) coding may be obtained by inverting Pin 25 (MSB).
5. The AD374 is a successive approximation ADC. The proprietary CMOS chips used provide for minimal chip count and high reliability. The 16-bit segmented DAC is inherently monotonic, providing for excellent stability over temperature.
6. The AD374 is packaged in a 32-pin hermetic metal DIP.

SPECIFICATIONS (typical at $T_A = +25^\circ\text{C}$, $V_S = \pm 15$, $+5$ volts unless otherwise noted)

Model	AD374AM	AD374BM	Units
RESOLUTION	16 (max)	*	Bits
ANALOG INPUTS			
Voltage Ranges			
Bipolar	± 5 , ± 10	*	Volts
Unipolar	0 to $+10$	*	Volts
Impedance (Direct Input)			
10V Span	2.5	*	k Ω
20V Span	5.0	*	k Ω
DIGITAL INPUTS ¹			
Convert Command	Positive Pulse 50ns Wide (min)	Trailing Edge Initiates Conversion	
Logic Loading	1	*	LS TTL Load
TRANSFER CHARACTERISTICS ²			
ACCURACY			
Gain Error	TBD	*	%
Offset Error			
Unipolar	TBD	*	% of FSR ⁴
Bipolar	TBD	*	% of FSR
Linearity Error (max)	± 0.0015 (± 0.006 max)	*	% of FSR
Inherent Quantization Error	$\pm 1/2$	*	LSB
Differential Linearity Error	± 0.00153	± 0.00076	% of FSR
3 σ Noise at Transitions (pk-pk)	1/4	*	LSB
POWER SUPPLY SENSITIVITY			
± 15 V dc (± 0.75 V)	0.001	*	% of FSR/% ΔV_S
$+5$ V dc (± 0.25 V)	0.001	*	% of FSR/% ΔV_S
CONVERSION TIME ⁵			
14 Bits	58 max	*	μs
15 Bits	61.5 max	*	μs
16 Bits	65 max	*	μs
WARM-UP TIME	2	*	Minutes
DRIFT ⁵			
Gain	TBD	*	ppm/ $^\circ\text{C}$
Offset			
Unipolar	TBD	*	ppm of FSR/ $^\circ\text{C}$
Bipolar (Zero)	TBD	*	ppm of FSR/ $^\circ\text{C}$
Linearity (T_{\min} to T_{\max})	± 0.006 (max)	*	% of FSR
Guaranteed No Missing Code			
Temperature Range	-40 to $+85$ (15 bits)	-40 to $+85$ (16 bits)	$^\circ\text{C}$
DIGITAL OUTPUT ¹			
(All Codes Complementary)			
Parallel			
Output Codes ⁷			
Unipolar	SB	*	
Bipolar	OB, TC ⁸	*	
Output Drive	2	*	TTL Loads
Status			
Status Output Drive	2 (max)	*	TTL Loads
Delay, Falling Edge of Status to LSB Valid	0	*	ns (max)
REFERENCE OUTPUT			
Nominal Value	10	*	Volts
Accuracy	± 0.5	*	%
Drift	± 5 (± 20 max)	*	ppm/ $^\circ\text{C}$
Noise	TBD	*	nV per $\sqrt{\text{Hz}}$
POWER SUPPLY REQUIREMENTS			
Power Consumption	230 (275 max)	*	mW
Rated Voltage, Analog	$\pm 15 \pm 0.5$ (max)	*	V dc
Rated Voltage, Digital	$+5 \pm 0.25$ (max)	*	V dc
Supply Drain $+15$ V dc	$+6.3$ (8.8 max)	*	mA
Supply Drain -15 V dc	-6.9 (8.6 max)	*	mA
Supply Drain $+5$ V dc	$+6.6$ (7.9 max)	*	mA
TEMPERATURE RANGE			
Specification	-40 to $+85$	*	$^\circ\text{C}$
Operating (Derated)	-55 to $+125$	*	$^\circ\text{C}$

NOTES

¹Logic "0" = 0.8V, max. Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = +0.4V max. Logic "1" = 2.4V min.

²Tested on ± 10 V and 0 to $+10$ V ranges.

³Adjustable to zero.

⁴Full-Scale Range.

⁵Guaranteed but not 100% production tested.

⁶Conversion time may be shortened with "Short Cycle" set for lower resolution.

⁷SB - Straight Binary. OB - Offset Binary. TC - Twos Complement.

⁸TC coding obtained by inverting MSB (Pin 1).

*Specifications same as AD374AM.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Operating Temperature	-55°C to +125°C
Storage Temperature	-55°C to +150°C
+15V Supply	+17V
-15V Supply	-17V
+5V Supply	+7V
Digital Inputs	V _{CC}
Analog Inputs	±15V

THEORY OF OPERATION

The AD374 uses a conventional successive approximation hardware algorithm, in combination with a 16-bit monotonic digital-to-analog converter (DAC) and low noise comparator, to digitize analog inputs to 16-bit resolution and accuracy. An input resistor converts the analog input voltage to a current that is subtracted from the DAC output current. The differential current generates a voltage relative to ground that is sensed by the comparator. The comparator output is used by a CMOS SAR chip to determine whether or not to keep or reset the current bit on the rising edge of the internal clock.

The 16-bit DAC's least significant 14 bits are generated from a monolithic 14-bit linear CMOS DAC, operated in the current-steering mode. The 16-bit DAC's two most significant bits (MSBs) are generated by using one of four matched bipolar current sources as the 14-bit DAC reference. When a current source is not selected as the reference, it is steered to either the DAC output or to ground.

The above is commonly referred to as a fully segmented DAC architecture. Effectively, the digital input (code) versus analog output (current) transfer function is comprised of four segments. The linearity of each segment is the linearity of the 14-bit DAC divided by four since each segment contributes to only one fourth of the 16-bit DAC's linearity. The segmentation scheme guarantees DAC monotonicity to 16 bits over time and temperature. The four current sources utilize matched NPN transistors and thin-film resistors that are trimmed at the package level to ensure an overall 16-bit linear transfer function.

The proper mix of bipolar and CMOS technologies in the AD374 is the key to the device's performance and ultralow power consumption. Attention to the separation of power and signal grounds, as well as feed-through from the SAR and clock, within the device contributes to the circuit's realization.




Figure 1. Transfer Characteristics for an Ideal Bipolar A/D

DESCRIPTION OF OPERATION

On receipt of a CONVERT START command, the AD374 converts the voltage at its analog input into an equivalent 16-bit binary number. This conversion is accomplished as follows: the 16-bit successive-approximation register (SAR) has its 16-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.





Figure 2. AD374 Functional Block Diagram and Pinout



- NOTES:
1. THE CONVERT START PULSE WIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
 2. 65ns (MAX) FOR 16 BITS.
 3. THE CLOCK IS MODULATED.
 4. MSB DECISION.

Figure 3. Timing Diagram (Binary Code 0110011101110110)

TIMING

The timing diagram is shown in Figure 3. Receipt of a **CONVERT START** signal sets the **STATUS** flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 17 cycles. All the SAR parallel bits, **STATUS** flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the **CONVERT START** signal. At time t_0 , **B1** is reset and **B2 – B16** are set unconditionally. This sequence continues until the **Bit 16 (LSB)** decision (keep) is made at t_{16} . The **STATUS** flag is reset indicating that the conversion is complete and that the parallel output data is valid. Resetting the **STATUS** flag restores the gated clock inhibit signal forcing the clock output to the low Logic "0" state. Note that the clock remains low until the next conversion.

Corresponding parallel data bits become valid on the same positive-going clock edge.

GAIN ADJUSTMENT

Gain (or +FS) errors can be removed with an external 100ppm/°C potentiometer or a voltage output DAC. The gain adjustment sensitivity is typically 0.15% FSR/V or $\pm 0.75\%$ FSR when adjusted with a $\pm 5V$ output DAC. A 12-bit $\pm 5V$ output DAC should adjust the AD374 +FS error to within $1/4LSB_{16}$. If gain adjustment is not required, connect **Pin 17** to 22.




Figure 4. Gain Adjustment with Potentiometer ($\pm 2.2\%$ FSR)




Figure 5. Gain Adjustment with DAC ($\pm 0.75\%$ FSR)

OFFSET ADJUSTMENT

Offset (or - Full-Scale) errors can also be removed with an external 100ppm/°C potentiometer. The potentiometer is connected across $\pm V_S$ with its slider connected directly to **Pin 18** (Figure 6). **Pin 18** is internally decoupled from the comparator input by $2.5M\Omega$. The offset adjustment sensitivity is typically $\pm 0.15\%$ FSR.




Figure 6. Offset Adjustment with Potentiometer ($\pm 0.15\%$ FSR)

A $\pm 5V$ output DAC (Figure 7) can provide 0.01% FSR/V or $\pm 0.05\%$ FSR adjustment sensitivity under software control. An 8-bit $\pm 5V$ DAC should adjust the AD374 -FS error to within $1/4LSB_{16}$. If offset adjustment is not required, connect **Pin 18** to **Pin 22**.




Figure 7. Offset Adjustment with DAC ($\pm 0.05\%$ FSR)

Applying the AD374

DIGITAL OUTPUT DATA

Parallel data from HCMOS storage registers is in positive true form (Logic "1" = 0V and Logic "0" = 2.4V). Parallel data output coding is straight binary for unipolar ranges and offset binary for bipolar ranges.

Short Cycle Input: A short cycle input, Pin 9, permits the timing cycle, shown in Figure 3, to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 16-bit resolution. When 15-bit resolution is desired, Pin 9 is connected to Bit 16 output Pin 8. The conversion cycle then terminates and the STATUS flag resets after the Bit 15 decision (timing diagram of Figure 3). Short cycle connections and associated conversion times are summarized in Table I.

SHORT CYCLE CONNECTIONS

Bits	Conversion	Time (μ s)	Connect Pin 9 to
	Typ	Max	
16	60.0	65.0	-
15	56.5	61.5	8
14	53.0	58.0	7
13	49.5	54.5	6
12	48.0	53.0	5

Table I.

INPUT SCALING

The AD374 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figures 8 and 9 for circuit details.

INPUT RANGE CONNECTIONS

Range	Pin 19 to	Pin 20 to	Pin 21 to
0 to +10V	22	Input	20
-5V to +5V	15	Input	20
-10V to +10V	15	Input	22

Table II.




Figure 8. Connections for Bipolar $\pm 10V$ Input Range




Figure 9. Connections for Bipolar $\pm 5V$ Input Range




Figure 10. Connections for Unipolar 0 to +10V Input Range

CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 4 and 6, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and $-FS$ for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

For 0 to +10V Range: Set analog input to $+1LSB = 0.000153V$. Adjust Zero for digital output = 0000 0000 0000 0001. Zero is now calibrated. Set analog input to $+FSR - 2LSB = +9.999694V$. Adjust Gain for 1111 1111 1111 1110 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to $+5.000000V$; digital output code should be 1000 0000 0000 0000.

For $-10V$ to $+10V$ Range: Set analog input to $-9.999847V$; adjust zero for 1111 1111 1111 10 digital output (complementary offset binary) code. Set analog input to $9.999388V$; adjust Gain for 1111 1111 1111 1110 digital output (complementary offset binary) code. Half-scale calibration check; set analog input to $0.000000V$; digital output (complementary offset binary) code should be 1000 0000 0000 0000.

Other Ranges: Representative digital coding for the $\pm 5V$ range is given above. Coding relationships and calibration points can be found by halving proportionally the corresponding code equivalents listed for the 0 to $+10V$ and $-10V$ to $+10V$ ranges, respectively, as indicated in Table III.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/2LSB$ using the static adjustment procedure described above. By summing a small sine or triangular wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in *Analog-Digital Conversion Handbook* edited by D.H. Sheingold, Prentice-Hall, Inc., 1986.

GROUNDING, DECOUPLING AND LAYOUT CONSIDERATIONS

Three separate ground connections are used internal to the AD374. Digital ground (Pin 11) is used as the return path for current flowing in the digital logic, clock and comparator output stage. Analog ground (Pin 13) carries the imbalance current between the $+15V$ and $-15V$ power supplies. Analog ground also serves to shield the device, and a single point connection between it and the case exists internally (so don't ground the case).

Input ground (Pin 22) carries the difference current between the full scale ($4mA$) and input currents (0 to $4mA$). The current flowing through this pin is a maximum at $-FS$ and decreases linearly with output code to zero at $+FS$. The $+10V$ reference and $(-)$ input of the comparator are referred to this pin internally.

Code Under Test		Low Side Transition Values			
MSB	LSB	Range	$\pm 10V$	$\pm 5V$	0 to $+10V$
111 . . .	111*	+ Full Scale	$+10V$ $-3/2LSB$	$+5V$ $-3/2LSB$	$+10V$ $-3/2LSB$
100 . . .	000	Midscale	$0-1/2LSB$	$0-1/2LSB$	$+5V-1/2LSB$
000 . . .	001	- Full Scale	$-10V$ $+1/2LSB$	$-5V$ $+1/2LSB$	$0V$ $+1/2LSB$

*Voltages given are the nominal value for transition to the code specified.

Table III. Transition Values vs. Calibration Codes

Analog Input Voltage Range		$\pm 10V$	$\pm 5V$	$0V$ to $+10V$
Code Designation		OB* or TC**	OB* or TC**	SB***
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{10V}{2^n}$
	$n = 13$	2.44mV	1.22mV	1.22mV
	$n = 14$	1.22mV	0.61mV	0.61mV
	$n = 15$	0.61mV	0.31mV	0.31mV
	$n = 16$	306 μV	153 μV	153 μV

NOTES

*OB = Offset Binary.

**TC = Twos Complement - achieved by using an inverter to complement the most significant bit to produce (MSB).

***SB = Straight Binary.

Table IV. Input Voltage Range and LSB Values

Sixteen-bit performance from the AD374 can be realized when all three of these pins (11, 13 and 22) are tied together with the input signal ground in a star configuration as close to the device as possible. Ideally, this point would then be tied to a low impedance ground plane underneath the device where the power supplies should be bypassed with 10 μ F tantalum capacitors in parallel with 0.1 μ F ceramic capacitors.

Printed wiring board layout is extremely critical when using high-resolution analog-to-digital converters. High-speed logic level signals are present on the same board as low-level analog signals. If signal conditioning or high-gain amplification is also included, the problems are compounded.

Figure 11 shows what can happen in an inadequate design. An amplifier with a gain of 1,000 is used to amplify a low-level 0-to-10mV signal and present the resulting 0-to-10V signal to the ADC. Suppose that, due to board strays, there are 1,000M Ω of resistance and 0.1pF of capacitance between the summing node of A1 and one of the digital logic lines. The amount of dc pickup, relative to the analog input, is 10⁻⁶ (1,000 Ω /1,000M Ω), or 5 μ V – 0.05% of full scale. On the other hand, assuming feedback capacitance of 10pF, a 5V logic edge would be attenuated by 0.1pF/10pF, in the first stage, while the analog signal would experience a gain of 31.6, so 5V of logic would insert a 1.6mV spike, referred to the input, or 16% of full scale. However, it would be damped out within 2 μ s.




Figure 11. Example of Effects of Stray Capacitance and Leakage Resistance

Effective solutions to this problem would involve distance – keeping high-level and digital lines as far as possible from low-level analog lines; isolation – using shielding and guarding to isolate low-level signals; and orientation – where leads must cross, doing so at right angles, using twisted pairs to balance pickup, etc.

If grounded guards are placed around the summing nodes of the amplifiers, stray capacitance from digital signal leads is to ground, rather than to the sensitive nodes. Not all guards need be grounded guards; in order to be fully effective for low-frequency and dc common-mode pickup, as well as ac strays, guarding must be done at the same potential as the signal to be guarded.

Unfortunately, due to space limitations, optimum guarding and grounding practice in the neighborhood of high-resolution ADCs is sometimes difficult to achieve, and converter noise is the likely result. It is helpful to have a workable procedure for tracking down interference-noise problems. A more thorough treatment of the subject is given in Analog Devices' *Analog-Digital Conversion Handbook* (New Jersey: Prentice-Hall, 1986), by the engineering staff of Analog Devices, Inc.

SAMPLED DATA ACQUISITION

In high-resolution conversion, the dynamic characteristics, even of slowly varying signals, must be considered. In order to faithfully digitize a signal, of frequency f , and resolution n , to 1LSB, the conversion time (aperture) uncertainty T_A , must be less than:

$$T_A = \frac{2^{-n}}{2\pi f}$$

If, for example, a 16-bit successive-approximation converter can complete a conversion within 60 μ s, the highest frequency that can be converted with 16-bit resolution is 0.08Hz. In order to convert at a sampling rate of 25kHz, to handle, say, 10kHz input signals, a sample-hold must be used ahead of the converter with an aperture uncertainty better than 0.5ns.

Sampling a 7kHz signal to 16 bits requires the following specifications (actually, they should be considerably better when considering worst-case performance, but these are generally considered acceptable in the industry):

Aperture Jitter	1.0ns
Slew Rate (20V pk-pk)	1.26V/ μ s
Feedthrough (1/2LSB max)	-102dB
Droop Rate (1/2LSB max in 60 μ s)	2.5 μ V/ μ s (20V pk-pk)
Acquisition Time (\pm 1LSB max with 60 μ s ADC)	10 μ s
Pedestal Shift (max)	-96.3dB
Gain Tempco (\pm 10 $^\circ$ C ambient)	1.5ppm/ $^\circ$ C
Thermal Tail (60 μ s)	152 μ V
Linearity Error (max)	\pm 0.0015% FSR




Figure 12. Sample/Hold Amplifier

Aperture jitter is the uncertainty about when a sample is taken; it must be considered, even though the T-H control line is driven by a precise clock. Aperture jitter is the result of noise within the switching network which modulates the phase of the hold command. The aperture error which results from this jitter is directly related to the dV/dt of the analog input. All high-speed sampled-data systems depend on low aperture jitter for digitizing high-frequency signals for spectrum analysis and accurate signal reconstruction.

The T-H amplifier's slew rate determines the maximum switching rate when following changes between multiplexed input signals.

The feedthrough from input to output while in the hold mode should be less than 1LSB. The hold mode droop rate should be less than 1LSB of droop in the output during the conversion time of the A/D converter. For a 16-bit ADC with a 60 μ s conversion time, for example, the maximum droop rate, as noted above, is 1/2LSB per 60 μ s; since 1LSB = 10/2¹⁶V = 152.6 μ V, the maximum droop rate is 2.5 μ V/ μ s.

The linearity error should be less than 1LSB over the transfer function, as set by the relative accuracy of the A/D converter. The track-hold's acquisition time and settling time (t_{A+S}), along with the conversion time of the A/D converter (t_C), determine the highest sampling rate, f_s .

$$f_s = \frac{1}{t_{A+S} + t_C}$$

This, in turn, will determine the highest input signal frequency that can be sampled at a minimum of twice per cycle, according to Nyquist sampling theory.

The pedestal shift due to input signal changes should either be linear, to be seen as gain error, or negligible. Feedthrough should also be negligible. The temperature coefficients for drift should be low enough so that the full accuracy is maintained over some minimum temperature range. The droop rate and pedestal will shift more over temperature for temperature ranges above +70°C, generally a considerably higher temperature range than these devices will experience for most of the applications in which they are used. An additional factor to consider with high-resolution converters is the noise in the T-H during the track mode, since it will affect the value that is sampled when the T-H is switched in hold. This noise must be added (root sum-of-squares) to converter noise when calculating the actual noise error in an ADC.

Figure 12 shows a high-resolution track-and-hold circuit that can acquire a sample in 5 μ s to 0.003% (20V swing). The AD711 is well suited for precision track-and-hold circuits. R1 and R2 set the circuit gain. R4 and R5 insure complete shut-off of the D-MOS FET switches at logic zero. The SD5000 D-MOS switch is recommended for its fast transition speed and low on resistance.

AD374 PIN CONFIGURATION

1 \circ B9	B8 \circ 32
2 \circ B10	B7 \circ 31
3 \circ B11	B6 \circ 30
4 \circ B12	B5 \circ 29
5 \circ B13	B4 \circ 28
6 \circ B14	B3 \circ 27
7 \circ B15	B2 \circ 26
8 \circ B16	B1 \circ 25
9 \circ SHORT CYCLE	START \circ 24
10 \circ +5V	STATUS \circ 23
11 \circ DGND	INPUT GND \circ 22
12 \circ -15V	10V SPAN INPUT \circ 21
13 \circ AGND	INPUT \circ 20
14 \circ +15V	BIP OFF \circ 19
15 \circ REF IN	OFFSET ADJ \circ 18
16 \circ REF OUT	GAIN ADJ \circ 17

ORDERING GUIDE


Model	Max DNL Error	Temperature Range	Package Option*
AD374AM	$\pm 0.00153\%$ FSR	-40°C to +85°C	DH-32A
AD374BM	$\pm 0.00076\%$ FSR	-40°C to +85°C	DH-32A
AC1H72	Two 16-Pin Strip Sockets		

*See Section 13 for package outline information.

FEATURES

Complete 16-Bit Converter With Reference and Clock
 $\pm 0.003\%$ Maximum Nonlinearity
No Missing Codes to 14 Bits Over Temperature
Fast Conversion – 15 μ s (14 Bit)
Short Cycle Capability
Parallel Outputs
Low Power: 1100mW Typical
Industry Standard Pin Out

AD376 FUNCTIONAL BLOCK DIAGRAM



3

PRODUCT DESCRIPTION

The AD376 is a high resolution 16-bit hybrid IC analog-to-digital converter including reference, clock, and laser-trimmed thin-film components. The package is a compact 32-pin metal DIP. The thin-film scaling resistors allow analog input ranges of $\pm 2.5V$, $\pm 5V$, $\pm 10V$, 0 to $+5V$, 0 to $+10V$, and 0 to $+20V$.

Important performance characteristics of the devices are maximum linearity error of $\pm 0.003\%$ of FSR AD376KM, and maximum 14-bit conversion time of 15 μ s. This performance is due to innovative design and the use of proprietary monolithic D/A converter chips. Laser-trimmed thin-film resistors provide the linearity and wide temperature range for no missing codes.

The AD376 provides data in parallel form with corresponding clock and status outputs. All digital inputs and outputs are TTL compatible.

APPLICATIONS

The AD376 is excellent for use in applications requiring 14-bit accuracy over extended temperature ranges. Typical applications include medical and analytic instrumentation, precision measurement for industrial robots, automatic test equipment (ATE), multi-channel data acquisition systems, servo control systems and anywhere that excellent stability and wide dynamic range in the smallest space is required.

PRODUCT HIGHLIGHTS

1. The AD376 provides 16-bit resolution with maximum linearity error less than $\pm 0.003\%$ ($\pm 0.006\%$ for J grade) at 25°C.
2. The AD376KM features guaranteed no missing code performance (14 bits) over the 0 to $+70^\circ C$ temperature range.
3. Conversion time is 13.5 μ s typical to 14 bits with short cycle capability.
4. Two binary codes are available on the AD376 output. They are complementary straight binary (CSB) for unipolar input voltage ranges and complementary offset binary (COB) for bipolar input ranges. Complementary two's complement (CTC) coding may be obtained by inverting pin 1 (MSB).
5. The proprietary chips used in this hybrid design provide excellent stability over temperature and lower chip count for improved reliability.

SPECIFICATIONS (typical at $T_A = +25^\circ\text{C}$, $V_S = \pm 15, +5$ volts unless otherwise noted)

Model	AD376JM	AD376KM	Units
RESOLUTION	16 (max)	*	Bits
ANALOG INPUTS			
Voltage Ranges			
Bipolar	$\pm 2.5, \pm 5, \pm 10$	*	Volts
Unipolar	0 to +5, 0 to +10, 0 to +20	*	Volts
Impedance (Direct Input)			
0 to +5V, $\pm 2.5\text{V}$	1.88	*	k Ω
0 to +10V, $\pm 5.0\text{V}$	3.75	*	k Ω
0 to +20V, $\pm 10\text{V}$	7.50	*	k Ω
DIGITAL INPUTS¹			
Convert Command	Positive Pulse 50ns Wide (min)	Trailing Edge Initiates Conversion	
Logic Loading	1	*	LS TTL Load
TRANSFER CHARACTERISTICS²			
ACCURACY			
Gain Error	$\pm 0.05^3 (\pm 0.2 \text{ max})$	*	%
Offset Error			
Unipolar	$\pm 0.05^3 (\pm 0.1 \text{ max})$	*	% of FSR ⁴
Bipolar	$\pm 0.05^3 (\pm 0.2 \text{ max})$	*	% of FSR
Linearity Error (max)	± 0.006	± 0.003	% of FSR
Inherent Quantization Error	$\pm 1/2$	*	LSB
Differential Linearity Error	± 0.003	*	% of FSR
3 σ Noise at Transitions (pk-pk)	0.001 (0.003 max) ⁵	*	% of FSR
POWER SUPPLY SENSITIVITY			
$\pm 15\text{V dc } (\pm 0.75\text{V})$	0.001	*	% of FSR/% ΔV_S
+5V dc ($\pm 0.25\text{V}$)	0.001	*	% of FSR/% ΔV_S
CONVERSION TIME⁶			
12 Bits	11.5 (13 max)	*	μs
14 Bits	13.5 (15 max)	*	μs
16 Bits	15.5 (17 max)	*	μs
WARM-UP TIME			
	1 minute	*	Minutes
DRIFT⁵			
Gain	± 15 (max)	± 5 (± 15 max)	ppm/ $^\circ\text{C}$
Offset			
Unipolar	± 2 (± 4 max)	± 2 (± 4 max)	ppm of FSR/ $^\circ\text{C}$
Bipolar	± 10 (max)	± 3 (± 10 max)	ppm of FSR/ $^\circ\text{C}$
Linearity	± 2 (3 max)	± 0.3 (2 max)	ppm of FSR/ $^\circ\text{C}$
Guaranteed No Missing Code Temperature Range	0 to 70 (13 bits)	0 to 70 (14 bits)	$^\circ\text{C}$
DIGITAL OUTPUT¹			
(All Codes Complementary)			
Parallel			
Output Codes ⁷			
Unipolar	CSB	*	
Bipolar	COB, CTC ⁸	*	
Output Drive	2	*TTL Loads	
Status		Logic "1" During Conversion	
Status Output Drive	2 (max)	*	TTL Loads
Internal Clock ⁹			
Clock Output Drive	2 (max)	*	TTL Loads
Frequency	1040	*	kHz
POWER SUPPLY REQUIREMENTS			
Power Consumption	1100	*	mW
Rated Voltage, Analog	$\pm 15 \pm 0.5$ (max)	*	V dc
Rated Voltage, Digital	$+5 \pm 0.25$ (max)	*	V dc
Supply Drain +15V dc	+30	*	mA
Supply Drain -15V dc	-23	*	mA
Supply Drain +5V dc	+55	*	mA
TEMPERATURE RANGE			
Specification	0 to +70	*	$^\circ\text{C}$
Operating	-25 to +85	*	$^\circ\text{C}$
Storage	-55 to +125	*	$^\circ\text{C}$

NOTES

¹Logic "0" = 0.8V, max. Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = +0.4V max. Logic "1" = 2.4V min.

²Tested on $\pm 10\text{V}$ and 0 to +10V ranges.

³Adjustable to zero.

⁴Full Scale Range.

⁵Guaranteed but not 100% production tested.

⁶Conversion time may be shortened with "Short Cycle" set for lower resolution.


⁷CSB - Complementary Straight Binary. COB - Complementary Offset Binary. CTC - Complementary Two's Complement.

⁸CTC coding obtained by inverting MSB (Pin 1).

⁹With pin 23, clock rate controls tied to digital ground.

*Specifications same as AD376JM.

Specifications subject to change without notice.



Transition Noise Definition Based on Dynamic Cross Plot

ORDERING GUIDE

Model	Max Linearity Error	Temperature Range	Package Option*
AD376JM	0.006% FSR	0 to +70°C	DH-32A
AD376KM	0.003% FSR	0 to +70°C	DH-32A
AC1H72	Two 16-pin strip sockets		

*See Section 13 for package outline information.




Figure 2. AD376 Nonlinearity vs. Conversion Time




Figure 1. Linearity Error vs. Temperature




Figure 3. AD376 Gain Drift Error vs. Temperature

THEORY OF OPERATION

The analog continuum is partitioned into 2^{16} discrete ranges for 16-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2\text{LSB}$, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of monolithic DACs that include the scaling network. The initial gain and offset errors are specified at $\pm 0.2\%$ FSR for gain and $\pm 0.1\%$ FSR for offset. These errors may be trimmed to zero by the use of external trim circuits as shown in Figures 5 and 7. Linearity error is defined for unipolar ranges as the deviation from a true straight line transfer characteristic from a zero voltage analog input, which calls for a zero digital output, to a point which is defined as a full scale. The linearity error is based on the DAC resistor ratios. It is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 4).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD376 is specified as having no missing codes over temperature ranges as specified on the data page.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right on the diagram over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero for unipolar ranges or minus full scale point for bipolar ranges. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$\text{RSS} = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

ϵ_G = Gain Drift Error (ppm/°C)
 ϵ_O = Offset Drift Error (ppm of FSR/°C)
 ϵ_L = Linearity Error (ppm of FSR/°C)




Figure 4. Transfer Characteristics for an Ideal Bipolar A/D

DESCRIPTION OF OPERATION

On receipt of a CONVERT START command, the AD376 converts the voltage at its analog input into an equivalent 16-bit binary number. This conversion is accomplished as follows: the 16-bit successive-approximation register (SAR) has its 16-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

TIMING

The timing diagram is shown in Figure 6. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 17 cycles. All the SAR parallel bits, STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t_0 , B_1 is reset and $B_2 - B_{16}$ are set unconditionally. At t_1 the Bit 1 decision is made (keep) and Bit 2 is reset unconditionally. This sequence continues until the Bit 16 (LSB) decision (keep) is made at t_{16} . The STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the low Logic "0" state. Note that the clock remains low until the next conversion.

Corresponding parallel data bits become valid on the same positive-going clock edge.

GAIN ADJUSTMENT

The gain adjust circuit consists of a 100ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 300k Ω resistor to the gain adjust pin 29 as shown in Figure 5.

If no external trim adjustment is desired, pins 27 (offset adj) and pin 29 (gain adj) may be left open.





Figure 5. Gain Adjustment Circuit ($\pm 0.2\%$ FSR)

OFFSET ADJUSTMENT

The zero adjust circuit consists of a 100ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 1.8M Ω resistor to Comparator Input pin 27 for all ranges. As shown in Figure 7, the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200\text{ppm}/^\circ\text{C}$ tempco contributes a worst-case offset tempco of $32\text{LSB}_{14} \times 61\text{ppm}/\text{LSB}_{14} \times 1200\text{ppm}/^\circ\text{C} = 2.3\text{ppm}/^\circ\text{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than



NOTES:
 1. THE CONVERT START PULSE WIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
 2. 15μs FOR 14 BITS AND 14μs FOR 13 BITS (MAX).
 3. MSB DECISION.
 4. CLOCK REMAINS LOW AFTER LAST BIT DECISION.

Figure 6. Timing Diagram (Binary Code 0110011101111010)

$\pm 16\text{LSB}_{14}$, use of a carbon composition offset summing resistor typically contributes no more than 1ppm/°C of FSR offset tempco.




Figure 7. Offset Adjustment Circuit ($\pm 0.3\%$ FSR)

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco <100ppm/°C) are used, is shown in Figure 8.




Figure 8. Low Tempco Zero Adjustment Circuit

In either adjust circuit, the fixed resistor connected to pin 27 should be located close to this pin to keep the pin connection runs short (Comparator Input pin 27 is quite sensitive to external noise pick-up and should be guarded by analog common).

DIGITAL OUTPUT DATA

Parallel data from TTL storage registers is in negative true form (Logic "1" = 0V and Logic "0" = 2.4V). Parallel data output coding is complementary binary for unipolar ranges and complementary offset binary for bipolar ranges. Parallel data outputs change state on positive-going clock edges.

Short Cycle Input: A Short Cycle Input, pin 32, permits the timing cycle shown in Figure 6 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 16-bit resolution. When 10-bit resolution is desired, pin 32 is connected to Bit 11 output pin 11. The conversion cycle then terminates and the STATUS flag resets after the Bit 10 decision (timing diagram of Figure 6). Short cycle connections and associated 8-, 10-, 12-, 13-, 14-, and 15-bit conversion times are summarized in Table I, for a 933kHz clock.

Resolution Bits	(% FSR)	Maximum Conversion Time (μs)	Status Flag Reset	Connect Short Cycle Pin 32 to Pin:
16	0.0015	17.1	t ₁₆	N/C (Open)
15	0.003	16.1	t ₁₅	16
14	0.006	15.0	t ₁₄	15
13	0.012	13.9	t ₁₃	14
12	0.024	12.9	t ₁₂	13
10	0.100	10.7	t ₁₀	11
8	0.390	8.6	t ₈	9

Table I. Short Cycle Connections

INPUT SCALING

The AD376 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 9 for circuit details.




Figure 9. AD376 Input Scaling Circuit

Input Signal Line	Output Code	Connect Pin 26 to Pin	Connect Pin 24 to	Connect Input Signal to
±10V	COB	27	Input Signal	24
±5V	COB	27	Open	25
±2.5V	COB	27	Pin 27	25
0V to +5V	CSB	22	Pin 27	25
0V to +10V	CSB	22	Open	25
0V to +20V	CSB	22	Input Signal	24

Note: Pin 27 is extremely sensitive to noise and should be guarded by analog common.

Table II. AD376 Input Scaling Connections

Code Under Test		Low Side Transition Values					
MSB	LSB	Range	±10V	±5V	±2.5V	0 to +10V	0 to +5V
000 . . . 000*		+ Full Scale	+10V	+5V	+2.5V	+10V	+5V
			-3/2LSB	-3/2LSB	-3/2LSB	-3/2LSB	-3/2LSB
011 . . . 111		Mid Scale	0-1/2LSB	0-1/2LSB	0-1/2LSB	+5V-1/2LSB	+2.5V-1/2LSB
111 . . . 110		- Full Scale	-10V	-5V	-2.5V	0V	0V
			+1/2LSB	+1/2LSB	+1/2LSB	+1/2LSB	+1/2LSB

*Voltages given are the nominal value for transition to the code specified.

Table III. Transition Values vs. Calibration Codes

Analog Input Voltage Range	±10V	±5V	±2.5V	0V to +10V	0V to +5V
Code Designation	COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***	CSB***
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{5V}{2^n}$
n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
n = 13	2.44mV	1.22mV	0.61mV	1.22mV	0.61mV
n = 14	1.22mV	0.61mV	0.31mV	0.61mV	0.31mV
n = 15	0.61mV	0.31mV	0.15mV	0.31mV	0.15mV

NOTES

*COB = Complementary Offset Binary.

**CTC = Complementary Two's Complement—achieved by using an inverter to complement the most significant bit to produce (MSB).

***CSB = Complementary Straight Binary.

Table IV. Input Voltage Range and LSB Values

CALIBRATION (14-Bit Resolution Examples)

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figure 5 and 7, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to $+1LSB_{14} = 0.00061V$. Adjust Zero for digital output = 1111111111110. Zero is now calibrated. Set analog input to $+FSR - 2LSB = +9.9987V$. Adjust Gain for 0000000000001 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.00000V; digital output code should be 01111111111111.

-10V to +10V Range: Set analog input to -9.99878V; adjust zero for 1111111111110 digital output (complementary offset




Figure 10. Analog and Power Connections for Unipolar 0 to +10V Input Range




Figure 11. Analog and Power Connections for Bipolar +10V to -10V Input Range

binary) code. Set analog input to 9.99756V; adjust Gain for 0000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.00000V; digital output (complementary offset binary) code should be 0111111111111111.

Other Ranges: Representative digital coding for 0 to +10V and -10V to +10V ranges is given above. Coding relationships and calibration points for 0 to +5V, -2.5V to +2.5V and -5V to +5V ranges can be found by halving proportionally the corresponding code equivalents listed for the 0 to +10V and -10V to +10V ranges, respectively, as indicated in Table III.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/2\text{LSB}$ using the static adjustment procedure described above. By summing a small sine or triangular wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "Analog-Digital Conversion Handbook", edited by D. H. Sheingold, Prentice-Hall, Inc., 1986.




Figure 12. Clock Rate Control Circuit




Figure 13. Conversion Time vs. Control Voltage

GROUNDING, DECOUPLING AND LAYOUT CONSIDERATIONS

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return) and Analog Signal Ground. These grounds (pins 19 and 22) must be tied together at one point for the AD376 as close as possible to the converter. Ideally, a single solid analog ground plane under the converter would be desirable. Current flows through the wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system analog ground point and the ground pins of the AD376. Separate wide conductor stripe ground returns should be provided for high resolution converters to minimize noise and IR losses from the current flow in the path from the converter to the system ground point. In this way AD376 supply currents and other digital logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD376 supply terminals should be capacitively decoupled as close to the AD376 as possible. A large value capacitor such as 1μF in parallel with a 0.1μF capacitor is usually sufficient. Analog supplies are to be bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.

The metal case is internally grounded with respect to the power supplies, grounds and electrical signals. Do not externally ground the case. Glass beads standoff on the bottom will prevent shorting to board circuitry beneath the unit.

CLOCK RATE CONTROL

The AD376 may be operated at faster conversion times by connecting the Clock Rate Control (pin 23) to an external multi-turn trim potentiometer (TCR < 100ppm/°C) as shown in Figures 12 & 13. The integral linearity and differential linearity errors will vary with speed as shown in Figure 2.

T/H REQUIREMENTS FOR HIGH RESOLUTION APPLICATIONS

The AD389 is a companion T/H designed for use with the AD376 family. The characteristics required for high resolution track-and-hold amplifiers are low feedthrough, low pedestal shifts with changes of input signal or temperature, high linearity, low temperature coefficients, and minimal droop rate.

The aperture jitter is a result of noise within the switching network which modulates the phase of the hold command and is manifested in the variations in the value of the analog input that has been held. The aperture error which results from this jitter is directly related to the dV/dt of the analog input which is easily calculated as shown below. The error calculation takes into account the desired accuracy corresponding to the resolution of the A/D converter.

$$F_{\max} = \frac{(\text{Full Scale Voltage}) (2^{-N})}{(\text{Full Scale Voltage}) (2\pi) (\text{Aperture Jitter})}$$

For an application with a 14-bit A/D converter with a 10V full scale:

$$F_{\max} = \frac{(10) 2^{-14}}{(10) (2\pi) (4 \times 10^{-10} \text{ sec})} = 24\text{kHz}$$

For an application with a 12-bit A/D converter with a 10V full scale:

$$F_{\max} = \frac{(10) 2^{-12}}{(10) (2\pi) (4 \times 10^{-10} \text{ sec})} = 97\text{kHz}$$

The T/H amplifier slew rate determines the maximum frequency tracking rate and part of the settling time when sampling pulses and square waves. The feedthrough from input to output while in the hold mode should be less than 1LSB. The amplitude of 1LSB of the companion A/D converter for a given input range will vary from $610\mu\text{V}$ for a 14-bit A/D using a 0 to 10V input range to 4.88mV for a 12-bit A/D using a $\pm 10\text{V}$ input range. The hold mode droop rate should produce less than 1LSB of

droop in the output during the conversion time of the A/D converter. For $610\mu\text{V}/\text{LSB}$, as noted in the example above, for a $15\mu\text{s}$ 14-bit A/D converter, the maximum droop rate will be $610\mu\text{V}/15\mu\text{s}$ or $40.7\mu\text{V}/\mu\text{s}$ during the $15\mu\text{s}$ conversion period.

Minimal thermal tail effects are another requirement of high resolution applications. The self-heating errors induced by the changing current levels in the output stages of T/H amps may cause more than 1LSB of error due to thermal tail effects.

The linearity error should be less than 1LSB over the transfer function, as set by the resolution of the A/D converter. The T/H acquisition time, T/H settling time along with the conversion time of the A/D converter determines the highest sampling rate. This in turn will determine the highest input signal frequency that can be sampled at twice a cycle.

The maximum input frequency is constrained by the Nyquist sampling theorem to be half of the maximum throughput rate. Input frequencies higher than half the maximum throughput rate result in "under sampling" or aliasing errors of the input signal. In the following table the maximum input frequency is reported as half of the throughput rate, with an ideal brickwall low pass filter placed in the signal path prior to the AD389 and A/D converter to eliminate aliasing.

The pedestal shift due to input signal changes should either be linear, to be seen as a gain error, or negligible as with the feedthrough spec. The temperature coefficients for drift should be low enough such that full accuracy is maintained over some minimum temperature range. The droop rate and pedestal will shift more above $+70^{\circ}\text{C}$ ($+158^{\circ}\text{F}$). For commercial and industrial users, these shifts will only appear above the highest temperatures their equipment will ever expect to experience. Most precision instrumentation is installed only in human inhabitable work spaces or in controlled enclosures if the area has a hostile environment. Thus, the AD376 used with a companion AD389 T/H offers high accuracy sampling in high precision applications.

Spec	14 Bit	16 Bit	AD389KD	Units
Aperture Jitter (max)	2.4	0.6	0.4	ns
Slew Rate (max w/20V pk-pk signal)	1.26	1.26	30	V/ μs
Feedthrough (1LSB max)	-84.3	-96.3	-86	dB
Droop Rate (1LSB max in $15\mu\text{s}$)	40.7	10.2	0.1	$\mu\text{V}/\mu\text{s}$
Droop Rate (1LSB max in $50\mu\text{s}$)	12.2	3.0	0.1	$\mu\text{V}/\mu\text{s}$
Acquisition Time (to $\pm 1\text{LSB}$ max) for 20kHz Signal w/ $15\mu\text{s}$ ADC	10	10	3-5	μs
Pedestal Shift (max) with Input Signal	-84.3	-96.3	-86	dB
Gain Temperature Coefficient (max) for $\pm 10^{\circ}\text{C}$ Ambient Operation	6.1	1.5	2.0	ppm/ $^{\circ}\text{C}$
Thermal Tail (max) within $50\mu\text{s}$ after Hold	1.2	0.3	0.1	mV
Linearity Error (max) 1LSB	± 0.0061	0.0015	0.003	%FSR

Table V. T/H Amplifier Requirements vs. AD389 Specs

AD389 in Combination With an	Throughput Rate	Input Frequency Range	Acquisition Time & T/H Settling Time & A/D Conversion Time
AD376JM (13 bit)	48.8kHz	dc to 24.4kHz	20.5 μs
AD376KM (14 bit)	52.6kHz	dc to 26.3kHz	23.0 μs

Table VI. T/H & ADC Combinations and Maximum Throughput Rate

AD570/AD571*

FEATURES

Complete A/D Converters with Reference and Clock

AD570: 8 Bit

AD571: 10 Bit

Fast Successive Approximation Conversion – 25 μ s

No Missing Codes Over Temperature

Digital Multiplexing – 3 State Outputs

18-Pin Ceramic DIP

Low Cost Monolithic Construction

PRODUCT DESCRIPTIONS

The AD570/AD571 are successive approximation A/D converters consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers – all fabricated on a single chip. No external components are required to perform full accuracy conversions in 25 μ s.


The AD570/AD571 incorporate advanced integrated circuit design and processing technologies. They employ I²L (integrated logic) processing in the fabrication of the SAR function. Laser trimming of the high stability SiCr thin-film resistor ladder network insures high accuracy, which is maintained with a temperature compensated, subsurface Zener reference.

Operating on supplies of +5V to +15V and –15V, the AD570/AD571 will accept analog inputs of 0 to +10V, unipolar or \pm 5V bipolar, externally selectable. As the **BLANK** and **CONVERT** input is driven low, the three-state outputs will be open and a conversion will commence. Upon completion of the conversion, the **DATA READY** line will go low and the data will appear at the output. Pulling the **BLANK** and **CONVERT** high blanks the outputs and readies the device for the next conversion.

The devices are available in two versions: the “J” and “K” specified for the 0 to +70°C temperature range. The “S” guarantees the specified accuracy and no missing codes from –55°C to +125°C.

*Covered by Patent Nos. 3,940,760; 4,213,806; 4,136,349.

AD570/AD571 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. The AD571 is a complete 10-bit A/D converter. The AD570 is an 8-bit version which employs the same architecture. No external components are required to perform a conversion.
2. The AD570/AD571 are single chip devices employing advanced IC processing techniques. Thus, the user has at his disposal a truly precision component with the reliability and low cost inherent in monolithic construction.
3. The converters accept either unipolar (0 to +10V) or bipolar (–5V to +5V) analog inputs by simply grounding or opening a single pin.
4. Each device offers the specified accuracy with no missing codes over its entire operating temperature range.
5. Operation is guaranteed with –15V and +5V to +15V supplies. The devices will also operate with a –12V supply.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $V_+ = +5\text{V}$, $V_- = -12\text{V}$ or -15V , all voltages measured with respect to digital common, unless otherwise indicated)

Model	AD570J			AD570S			Units
	Min	Typ	Max	Min	Typ	Max	
RESOLUTION ¹			8			8	Bits
RELATIVE ACCURACY T_{\min} to T_{\max}			$\pm 1/2$			$\pm 1/2$	LSB
FULL-SCALE CALIBRATION		± 2			± 2		LSB
UNIPOLAR OFFSET			$\pm 1/2$			$\pm 1/2$	LSB
BIPOLAR ZERO			$\pm 1/2$			$\pm 1/2$	LSB
DIFFERENTIAL NONLINEARITY T_{\min} to T_{\max}	8			8			Bits
TEMPERATURE RANGE	0		+70	-55		+125	$^\circ\text{C}$
TEMPERATURE COEFFICIENTS							
Unipolar Offset			± 1			± 1	LSB
Bipolar Offset			± 1			± 1	LSB
Full-Scale Calibration			± 2			± 2	LSB
POWER SUPPLY REJECTION							
CMOS Positive Supply +13.5V $\leq V_+ \leq$ +16.5V	-	-	-	-	-	-	LSB
TTL Positive Supply +4.5V $\leq V_+ \leq$ +5.5V			± 2			± 2	LSB
Negative Supply -16.0V $\leq V_- \leq$ -13.5V			± 2			± 2	LSB
ANALOG INPUT IMPEDANCE	3.0	5.0	7.0	3.0	5.0	7.0	k Ω
ANALOG INPUT RANGES							
Unipolar	0		+10	0		+10	V
Bipolar	-5		+5	-5		+5	V
OUTPUT CODING							
Unipolar			Positive True Binary			Positive True Binary	
Bipolar			Positive True Offset Binary			Positive True Offset Binary	
LOGIC OUTPUT							
Output Sink Current ($V_{\text{OUT}} = 0.4\text{V max}$, T_{\min} to T_{\max})	3.2			3.2			mA
Output Source Current ($V_{\text{OUT}} = 2.4\text{V max}$, T_{\min} to T_{\max})	0.5			0.5			mA
Output Leakage			± 40			± 40	μA
LOGIC INPUTS							
Input Current			± 100			± 100	μA
Logic "1"	2.0			2.0			V
Logic "0"			0.8			0.8	V
CONVERSION TIME T_{\min} to T_{\max}	15	25	40	15	25	40	μs
POWER SUPPLY							
V+	+4.5	+5.0	+7.0	+4.5	+5.0	+7.0	V
V-	-12.0	-15	-16.5	-12.0	-15	-16.5	V
OPERATING CURRENT							
V+		7	10		7	10	mA
V-		9	15		9	15	mA
PACKAGE OPTION ²							
Ceramic (D-18)			AD570JD			AD579SD	

NOTES

¹The AD570 is a selected version of the AD571 10-bit A-to-D converter. Only TTL logic inputs should be connected to Pins 1 and 18 (or no connection made) or damage may result.

²See Section 13 for package outline information.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $V_+ = +5\text{V}$, $V_- = -12\text{V}$ or -15V , all voltages measured with respect to digital common, unless otherwise indicated)

Model	AD571J			AD571K			AD571S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			10			10			10	Bits
RELATIVE ACCURACY, T_A			± 1			$\pm 1/2$			± 1	LSB
T_{\min} to T_{\max}			± 1			$\pm 1/2$			± 1	LSB
FULL-SCALE CALIBRATION			± 2			± 2			± 2	LSB
UNIPOLAR OFFSET			± 1			$\pm 1/2$			± 1	LSB
BIPOLAR ZERO			± 1			$\pm 1/2$			± 1	LSB
DIFFERENTIAL NONLINEARITY, T_A	10			10			10			Bits
T_{\min} to T_{\max}	9			10			10			Bits
TEMPERATURE RANGE	0		+70	0		+70	-55		+125	$^\circ\text{C}$
TEMPERATURE COEFFICIENTS										
Unipolar Offset			± 2			± 1			± 2	LSB
Bipolar Offset			± 2			± 1			± 2	LSB
Full-Scale Calibration			± 4			± 2			± 5	LSB
POWER SUPPLY REJECTION										
CMOS Positive Supply										
+13.5V $\leq V_+ \leq$ +16.5V	-	-	-			± 1	-	-	-	LSB
TTL Positive Supply										
+4.5V $\leq V_+ \leq$ +5.5V			± 2			± 1			± 2	LSB
Negative Supply										
-16.0V $\leq V_- \leq$ -13.5V			± 2			± 1			± 2	LSB
ANALOG INPUT IMPEDANCE	3.0	5.0	7.0	3.0	5.0	7.0	3.0	5.0	7.0	k Ω
ANALOG INPUT RANGES										
Unipolar	0		+10	0		+10	0		+10	V
Bipolar	-5		+5	-5		+5	-5		+5	V
OUTPUT CODING										
Unipolar			Positive True Binary			Positive True Binary			Positive True Binary	
Bipolar			Positive True Offset Binary			Positive True Offset Binary			Positive True Offset Binary	
LOGIC OUTPUT										
Output Sink Current										
($V_{\text{OUT}} = 0.4\text{V max}$, T_{\min} to T_{\max})	3.2			3.2			3.2			mA
Output Source Current ¹										
($V_{\text{OUT}} = 2.4\text{V max}$, T_{\min} to T_{\max})	0.5			0.5			0.5			mA
Output Leakage			± 40			± 40			± 40	μA
LOGIC INPUTS										
Input Current			± 100			± 100			± 100	μA
Logic "1"	2.0			2.0			2.0			V
Logic "0"			0.8			0.8			0.8	V
CONVERSION TIME										
T_{\min} to T_{\max}	15	25	40	15	25	40	15	25	40	μs
POWER SUPPLY										
V_+	+4.5	+5.0	+7.0	+4.5	+5.0	+16.5	+4.5	+5.0	+7.0	V
V_-	-12.0	-15	-16.5	-12.0	-15	-16.5	-12.0	-15	-16.5	V
OPERATING CURRENT										
V_+		7	10		7	10		7	10	mA
V_-		9	15		9	15		9	15	mA
PACKAGE OPTION ²										
Ceramic (D-18)			AD571JD			AD571KD			AD571SD	

NOTES

¹The data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal 6k Ω internal pull-up resistor.

²See Section 13 for package outline information.


Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common	AD570J, S/AD571J, S	0 to +7V
	AD571K	0 to +16.5V
V- to Digital Common		0 to -16.0V
Analog Common to Digital Common		±1V
Analog Input to Analog Common		±15V
Control Inputs		0 to V+
Digital Outputs (Blank Mode)		0 to V+
Power Dissipation		800mW

CHIP BONDING DIAGRAM



CIRCUIT DESCRIPTION


The AD571 is a complete 10-bit A/D converter which requires no external components to provide the complete successive approximation analog-to-digital conversion function. The AD570 is an 8-bit version. A functional block diagram of the AD570/AD571 is shown below. Upon receipt of the $\overline{\text{CONVERT}}$ command, the internal 10-bit (AD571) current output DAC is sequenced by the I^2L successive approximation register (SAR) from its most-significant bit (MSB) to least-significant bit (LSB) to provide an output current which accurately balances the input signal current through the $5k\Omega$ input resistor. The comparator determines whether the addition of each successively weighted bit current causes the DAC current sum to be greater or less than the input current. If the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 10-bit binary code which accurately represents the input signal to within $\pm 1/2\text{LSB}$ (0.05%).

Upon completion of the sequences, the SAR sends out a $\overline{\text{DATA READY}}$ signal (active low), which also brings the three-state buffers out of their "open" state, making the bit output lines become active high or low, depending on the code in the SAR. When the $\overline{\text{BLANK}}$ and $\overline{\text{CONVERT}}$ line is brought high, the output buffers again go "open", and the SAR is prepared for another conversion cycle. Details of the timing are given further on.

The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The bipolar offset input controls a switch which allows a positive bipolar offset current to be injected into the summing (+) node of the comparator to offset the DAC output. The nominal 0 to +10V unipolar input range now becomes a -5V to +5V range. The $5k\Omega$ thin-film input resistor is trimmed so that with a full-scale input signal, an input current will be generated which exactly matches the DAC output with all bits on. (The input resistor is trimmed slightly low to facilitate user trimming, as discussed on the next page.)

POWER SUPPLY SELECTION


The AD570/AD571 are designed for optimum performance using a +5V and -15V supply, for which the J and S grades are specified. AD571K will also operate with up to a +15V supply, which allows direct interface to CMOS logic.



AD570/AD571 Functional Block Diagram

CONNECTING THE AD570/AD571 FOR STANDARD OPERATION

The AD570/AD571 contain all the active components required to perform a complete A/D conversion. Thus, for most situations, all that is necessary is connection of the power supply (+5 and -15), the analog input, and the conversion start pulse. The functional pin outs are shown below.



AD570 Pin Connections

AD571 Pin Connections

FULL-SCALE CALIBRATION

The 5k Ω thin-film input resistor is laser trimmed to produce a current which matches the full-scale current of the internal DAC when a full-scale analog input voltage of 10 volts - 1LSB is applied at the input. The input resistor is trimmed in this way so that if a fine-trimming potentiometer is inserted in series with the input signal, the input current at the full-scale input voltage can be trimmed down to match the DAC full-scale current as precisely as desired. However, for many applications the nominal 9.990 (9.961 for the AD570) volt full scale can be achieved to sufficient accuracy by simply inserting a 15 Ω resistor in series with the analog input to Pin 13. Typical full-scale calibration error will then be about ± 2 LSB. If the more precise calibration is desired, a trimmer should be used instead. A 50 Ω potentiometer should be used with the AD571 and a 200 Ω with the AD570. Set the analog input at full scale and set the trimmer so that the output code is just at the transition between 111111110 and 111111111. Each LSB will then have a weight of $10V/2^N$ (where N = number of bits).

BIPOLAR OPERATION

The standard unipolar 0 to +10V range is obtained by shorting the bipolar offset control pin to digital common. If the pin is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5V to +5V range with an offset binary code. The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 1.




Figure 1. Bipolar Offset Controlled by Logic Gate
 Gate Output = 1 Unipolar 0 - 10V Input Range
 Gate Output = 0 Bipolar ± 5 V Input Range

COMMON-MODE RANGE

The AD570/AD571 provide separate analog and digital common connections. The circuit will operate properly with as much as ± 200 mV of common-mode range between the two commons. This permits more flexible control of system common bussing and digital and analog return.

In normal operation the analog common terminal may generate transient currents of up to 2mA during a conversion. In addition, a static current of about 2mA will flow into analog common in the unipolar mode after a conversion is complete. An additional 1mA will flow in during a blank interval with zero analog input.

The analog common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is ± 1 volt. We recommend the connection of a parallel pair of back-to-back protection diodes between the commons if they are not connected locally.

ZERO OFFSET

The apparent zero point of the AD570/AD571 can be adjusted by inserting an offset voltage between the analog common of the device and the actual signal return or signal common. Figure 2 illustrates two methods of providing this offset for the AD571. Figure 2a shows how the converter zero may be offset by up to ± 3 bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.




Figure 2a.

Figure 2b.

Figure 3 shows the nominal transfer curve near zero for an AD571 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics. This offset can easily be accomplished as shown in Figure 2b. At balance (after a conversion) approximately 2mA flows into the analog common terminal. A 2.7 Ω resistor in series with this terminal will result in approximately the desired 1/2 bit offset of the transfer characteristics. The nominal 2mA analog common current is not closely controlled in manufacture. If high accuracy is required, a 5 Ω potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full-scale transition point will also move. Thus, if an offset of 1/2LSB is introduced, full-scale trimming as previously described should be done with an analog input of 9.985 volts.

NOTE: During a conversion transient currents from the analog common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling, which returns to analog signal common, should go to the signal input side of the resistive offset network.




Figure 3. AD571 Transfer Curve - Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights~9.75mV)

BIPOLAR CONNECTION

To obtain the bipolar -5V to +5V range with an offset binary output code the bipolar offset control pin is left open.

A -5.0 volt signal will give a 10-bit code of 00000000 00; an input of 0.00 volts results in an output code of 10000000 00 and +4.99 volts at the input yields the 11111111 11 code. The nominal transfer curve for the AD571 is shown in Figure 4. The MSB transition for both the AD570 and the AD571 occurs at a -4.88mV input.




Figure 4. AD571 Transfer Curve - Bipolar Operation

CONTROL AND TIMING OF THE AD570/AD571

There are several important timing and control features on the AD570/AD571 which must be understood precisely to allow optimal interfacing to microprocessor or other types of control systems. All of these features are shown in the timing diagram in Figure 5.

The normal standby situation is shown at the left end of the drawing. The BLANK and CONVERT (B & C) line is held high, the output lines will be "open", and the DATA READY (DR) line will be high. This mode is the lowest power state of the device (typically 150mW). When the (B & C) line is brought low, the conversion cycle is initiated; but the DR and data lines do not change state. When the conversion cycle is complete (typically 25μs), the DR line goes low, and within 500ns, the data lines become active with the new data.

About 1.5μs after the B & C line is again brought high, the DR will go high and the data lines will go open. When the B & C line is again brought low, a new conversion will begin. The minimum pulse width for the B & C line to blank previous data and start a new conversion is 2μs. If the B & C line is brought high during a conversion, the conversion will stop, and the DR and data lines will not change. If a 2μs or longer pulse is applied to the B & C line during a conversion, the converter will clear and start a new conversion cycle.




Figure 5. AD570/AD571 Timing and Control Sequences

CONTROL MODES WITH BLANK AND CONVERT

The timing sequence of the AD570/AD571 discussed above allows the devices to be easily operated in a variety of systems with differing control modes. The two most common control modes, the convert pulse mode and the multiplex mode, are illustrated here.

Convert Pulse Mode - In this mode, data is present at the output of the converter at all times except when conversion is taking place. Figure 6 illustrates the timing of this mode. The BLANK and CONVERT line is normally low and conversions are triggered by a positive pulse.

Multiplex Mode - In this mode the outputs are blanked except when the device is selected for conversion and readout; this timing is shown in Figure 7.

This operating mode allows multiple converters to drive common data lines. All BLANK and CONVERT lines are held high to keep the outputs blanked. A single AD571 is selected, its BLANK and CONVERT line is driven low and at the end of conversion, which is indicated by DATA READY going low, the conversion result will be present at the outputs. When this data has been read from the 10-bit bus, BLANK and CONVERT is restored to the blank mode to clear the data bus for other converters. When several converters are multiplexed in sequence, a new conversion may be started in one AD570/AD571 while data is being read from another. As long as the data is read and the first AD570/AD571 is cleared within 15μs after the start of conversion of the second AD570/AD571, no data overlap will occur.




Figure 6. Convert Pulse Mode




Figure 7. Multiplex Mode

FEATURES

Performance

True 12-Bit Operation: Max Nonlinearity $< \pm 0.012\%$

Low Gain T.C.: $< \pm 15\text{ppm}/^\circ\text{C}$ (AD572B)

Low Power: 900mW

Fast Conversion Time: $< 25\mu\text{s}$

Monotonic Feedback DAC Guarantees No Missing Codes

Versatility

Aerospace Temperature Range:

-55°C to $+125^\circ\text{C}$ (AD572S)

Positive-True Serial or Parallel Logic Outputs

Short-Cycle Capability


Value

Precision +10V Reference for External Application

Internal Buffer Amplifier

High Reliability Package

AD572 FUNCTIONAL BLOCK DIAGRAM



32-PIN DIP

3

GENERAL DESCRIPTION

The AD572 is a complete 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference, comparator, and buffer amplifier. Its hybrid IC design utilizes MSI digital and linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide superior performance, flexibility and ease of use, combined with IC size, price, and reliability.

Important performance characteristics of the AD572 include a maximum linearity error at 25°C of $\pm 0.012\%$, gain T.C. below $15\text{ppm}/^\circ\text{C}$, typical power dissipation of 900mW, and conversion time of less than $25\mu\text{s}$. Of considerable significance in aerospace applications is the guaranteed performance from -55°C to $+125^\circ\text{C}$ of the AD572S. Monotonic operation of the feedback D/A converter guarantees no missing output codes over temperature ranges of 0 to $+70^\circ\text{C}$, -25°C to $+85^\circ\text{C}$, and -55°C to $+125^\circ\text{C}$.

The design of the AD572 includes scaling resistors that provide analog input signal ranges of ± 2.5 , ± 5.0 , ± 10 , 0 to $+5$, or 0 to $+10$ volts. Adding flexibility and value are the $+10\text{V}$ precision reference, which also can be used for external

applications, and the input buffer amplifier. All digital signals are fully DTL and TTL compatible, and the data output is positive-true and available in either serial or parallel form.

The new ceramic AD572 package reduces the predicted failure rate by a factor of two. The new package integrates the device substrate and package in a single ceramic element to eliminate a number of bond wires and interconnections.

The AD572 is available in three versions with differing guaranteed performance characteristics and operating temperature ranges; the "A" and "B" are specified from -25°C to $+85^\circ\text{C}$, and the "S" from -55°C to $+125^\circ\text{C}$.

PRODUCT DESCRIPTION

The AD572 functional diagram and pin-out are shown in Figure 1. The device consists of the following monolithic bipolar circuit elements:

1. 12-bit successive-approximation register
2. 12-bit DAC
3. low-drift comparator
4. temperature-compensated precision $+10\text{V}$ reference
5. high-impedance buffer follower
6. gated clock and digital control circuits

AD572 ORDERING GUIDE

Model	Specification Temp Range	Max Gain T.C.	Max Reference T.C.	Guaranteed Temp Range No Missing Codes	Package Option*
AD572AD	-25°C to $+85^\circ\text{C}$	$\pm 30\text{ppm}/^\circ\text{C}$	$\pm 20\text{ppm}/^\circ\text{C}$	0 to $+70^\circ\text{C}$	DH-32C
AD572BD	-25°C to $+85^\circ\text{C}$	$\pm 15\text{ppm}/^\circ\text{C}$	$\pm 10\text{ppm}/^\circ\text{C}$	-25°C to $+85^\circ\text{C}$	DH-32C
AD572SD	-55°C to $+125^\circ\text{C}$	$\pm 15\text{ppm}/^\circ\text{C}$ (-25°C to $+85^\circ\text{C}$) $\pm 25\text{ppm}/^\circ\text{C}$ (-55°C to $+125^\circ\text{C}$)	$\pm 20\text{ppm}/^\circ\text{C}$	-55°C to $+125^\circ\text{C}$	DH-32C
AD572SM/883B AD572SD/883B	Meet all specifications after processing to the requirements of MIL-STD-883, Method 5008, Class B.				

NOTE: *See Section 13 for package outline information.

NOTE: D suffix = Ceramic DIP package designator.
M suffix = Metal DIP package designator.
(Analog Devices reserves the right to substitute metal packages in lieu of the standard ceramic package on commercial grades.)

SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

MODEL	AD572AD	AD572BD	AD572SD
RESOLUTION	12 Bits	*	*
ANALOG INPUTS			
Voltage Ranges			
Bipolar	±2.5, ±5.0, ±10.0V	*	*
Unipolar	0 to +5, 0 to +10V	*	*
Impedance (Direct Input)			
0 to +5V, ±2.5V	2.5kΩ	*	*
0 to +10V, ±5V	5.0kΩ	*	*
±10V	10kΩ	*	*
Buffer Amplifier			
Impedance (min)	100MΩ	*	*
Bias Current	50nA	*	*
Settling Time			
to 0.01% of FSR for 20V step	2μs	*	*
DIGITAL INPUTS			
Convert Command	Note 1	*	*
Logic Loading	1 TTL Load	*	*
TRANSFER CHARACTERISTICS			
Gain Error (Note 2)	±0.05% FSR (Adj to Zero)	*	*
Unipolar Offset Error	±0.05% FSR (Adj to Zero)	*	*
Bipolar Offset Error	±0.1% FSR (Adj to Zero)	*	*
Linearity Error (max)	0.012% FSR	*	*
Inherent Quantization Error	½ LSB	*	*
Differential Linearity Error	½ LSB	*	*
No Missing Codes	Guaranteed: 0 to +70°C	Guaranteed: -25°C to +85°C	Guaranteed: -55°C to +125°C
Power Supply Sensitivity			
±15V	±0.002% FSR/%ΔV _S	*	*
±5V	±0.001% FSR/%ΔV _S	*	*
TEMPERATURE COEFFICIENTS			
Gain (max)	±30ppm/°C (-25°C to +85°C)	±15ppm/°C (-25°C to +85°C)	±15ppm/°C (-25°C to +85°C) ±25ppm/°C (-55°C to +125°C)
Unipolar Offset	±3ppm FSR/°C	±5ppm FSR/°C (max)	**
Bipolar Offset (max)	±15ppm FSR/°C	±7ppm FSR/°C	**
Linearity	±3ppm FSR/°C	±2ppm FSR/°C	**
CONVERSION TIME (max)	25μs	*	*
DIGITAL OUTPUTS (All Codes Positive-True)			
Parallel Data			
Unipolar Code	Binary	*	*
Bipolar Code	Offset Binary/Two's Complement	*	*
Output Drive	2 TTL Loads	*	*
Serial Data (NRZ format)			
Unipolar Code	Binary	*	*
Bipolar Code	Offset Binary	*	*
Output Drive	2 TTL Loads	*	*
Status	Logic "1" during Conversion	*	*
Status	Logic "0" during Conversion	*	*
Output Drive	2 TTL Loads	*	*
Internal Clock			
Output Drive	2 TTL Loads	*	*
Frequency	500kHz	*	*
INTERNAL REFERENCE VOLTAGE			
Max External Current	+10.00V, ±10mV typ	*	*
Voltage Temperature Coefficient (max)	±1mA	*	*
	±20ppm/°C	±10ppm/°C	*
POWER REQUIREMENTS			
Supply Voltages/Currents	+15V, ±5% @ +25mA (40 max)	*	*
	-15V, ±5% @ -20mA (35 max)	*	*
	+5V, ±5% @ +80mA (150 max)	*	*
Total Power Dissipation	925mW	*	*
TEMPERATURE RANGE			
Specification	-25°C to +85°C	*	-55°C to +125°C
Operating	-55°C to +125°C	*	*
Storage	-55°C to +150°C	*	*

NOTES

*Same specification as AD572AD.
**Same specification as AD572BD.

Specifications subject to change without notice.

- Note 1 Positive pulse 200ns wide (min). Leading edge ("0" to "1") resets registers. Trailing edge ("1" to "0") initiates conversion.
- Note 2 With 50Ω, 1% fixed resistor in place of Gain Adjust pot; see Figures 4 and 5.




Figure 1. AD572 Functional Diagram & Pinout

The +10V reference is derived from a low T.C. zener reference diode which has its zener voltage amplified and buffered by an op amp. The reference voltage is calibrated to +10V, $\pm 10\text{mV}$ by active laser trimming of the thin-film resistors which determine the closed-loop gain of this op amp.

The DAC chip uses 12 precision, high speed bipolar current steering switches, a control amplifier and a laser-trimmed thin film resistor network to produce a very fast, high accuracy analog output current. The DAC is laser-trimmed to calibrate all bit ratio scale factors to a precision of 0.0005% of FSR (full-scale range) to guarantee no missing codes over the appropriate temperature ranges specified for the AD572A, AD572B, and AD572S versions.

Different unipolar and bipolar analog input ranges can be selected by changing connections at the device terminal pins. The analog voltage input can be applied to either of the span (direct input) resistors. Alternatively, the unity buffer follower can be connected between the analog signal and either direct input terminal when a high impedance input is required.

THEORY OF OPERATION

On receipt of a CONVERT START command, the AD572 converts the voltage at its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows:

The 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the respective device bit output pins and to the corresponding bit inputs of the feedback DAC.

The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

TIMING

The timing diagram is shown in Figure 2. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through




Figure 2. Timing Diagram (Binary Code 110101011001)

13 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal removed on the trailing edge of the CONVERT START signal. At time t_0 , B_1 is reset and B_2 – B_{12} are set unconditionally. At t_1 the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t_2 , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t_{12} . After a 100ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 8).

Incorporation of this 100ns delay period guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.

BINARY CODING

The AD572 binary output number $N_o = B_1 B_2 B_3 \dots B_{12}$ is related to the analog input voltage E_{in} for all unipolar ranges by the expression:

$$\frac{B_1 2^{11} + B_2 2^{10} + B_3 2^9 + \dots + B_{12} 2^0}{2^{12}} = \frac{E_{in}}{FSR} \quad (1)$$

...where $B_1 = \text{MSB}$, $B_{12} = \text{LSB}$, and $FSR = \text{full-scale range}$. For all bipolar ranges a fixed bipolar offset equal to $\frac{+FSR}{2}$ is internally summed with E_{in} so that the sum of E_{in} plus this offset will be positive over the rated operating range. For bipolar ranges, expression (1) becomes:

$$\frac{B_1 2^{11} + B_2 2^{10} + B_3 2^9 + \dots + B_{12} 2^0}{2^{12}} = \frac{E_{in} + \frac{FSR}{2}}{FSR} \quad (2)$$

Expressions (1) and (2) can be put in an alternate form:

$$\left(\frac{B_1}{2} + \frac{B_2}{4} + \frac{B_3}{8} + \dots + \frac{B_{12}}{4096} \right) FSR = E_{in} \quad (3)$$

Unipolar (Binary Coding)

...and...

$$\left(\frac{B_1}{2} + \frac{B_2}{4} + \frac{B_3}{8} + \dots + \frac{B_{12}}{4096} \right) FSR - \frac{FSR}{2} = E_{in} \quad (4)$$

Bipolar (Offset Binary Coding)

Several examples will illustrate how this binary coding works.

0 TO +10V INPUT RANGE

Assume $FSR = 10V$ and $B_1 B_2 B_3 \dots B_{12} = 110001000001$, then from (3), $E_{in} = +5V + 2.5V + 0.1563V + 0.0024V = +7.6587V$.


-5V TO +5V INPUT RANGE

Assume $FSR = 10V$ as above, but that the bipolar offset is connected and $B_1 B_2 B_3 \dots B_{12} = 0110000000001$. Then from (4), $E_{in} = (+2.5V + 1.25V + 0.0024V) - 5V = -1.2476V$.


-10V TO +10V INPUT RANGE

Assume the bipolar offset is connected as above, but that the input span is now 20V. Assuming the same digital output code as in the -5V to +5V input range example, from (4), $E_{in} = (+5V + 2.5V + 0.0049V) - 10V = -2.4951V$, or twice the value of the previous example (neglecting round-off errors).

The encoding process defined by the previous relations (1) and (2) or (3) and (4) determines that the analog input lies within one of the $2^{12} = 4096$ quantization levels between 0 and FSR (or $-FSR/2$ and $+FSR/2$). Figures 3 (A) and 3 (B) show the actual device transfer curves for unipolar and bipolar ranges (offset binary coding). They also show the ideal straight-line transfer curves which pass through the center of each quantization level. As can be seen from these figures, the actual and ideal transfer curves differ by exactly $\pm 1/2 \text{ LSB}$ at the end of each quantization interval, giving rise to the fundamental $\pm 1/2 \text{ LSB}$ quantization error inherent in the digitizing process.



(A) Unipolar Range (Binary Coding)




(B) Bipolar Range (Offset Binary Coding)

Figure 3. Unipolar and Bipolar Range Transfer Curves


ANALOG INPUT AND POWER CONNECTIONS

Offset Adjust: Analog and power connections for 0 to +10V unipolar and -10V to +10V bipolar input ranges are shown in Figures 4 and 5, respectively. The Bipolar Offset pin 23 is open-circuited for all unipolar input ranges, and connected to Comparator Input pin 22 for all bipolar input ranges. The zero adjust circuit consists of a potentiometer connected across $\pm V_S$ with its slider connected through a $3.9M\Omega$ resistor to Comparator Input pin 22 for all ranges. The tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200 \text{ ppm}/^\circ\text{C}$ tempco contributes a worst-case offset tempco of $8 \times 244 \times 10^{-6} \times 1200 \text{ ppm}/^\circ\text{C} = 2.3 \text{ ppm}/^\circ\text{C}$ of FSR , if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 4 \text{ LSB}$, use of a carbon composition offset summing resistor typically contributes no more than $1 \text{ ppm}/^\circ\text{C}$ of FSR offset tempco.



NOTE: ANALOG (⏏) AND DIGITAL (⏏) GNDs ARE NOT TIED INTERNALLY AND MUST BE CONNECTED EXTERNALLY.

Figure 4. Analog and Power Connections for Unipolar 0 to +10V Input Range with Buffer Follower



NOTE: ANALOG (⏏) AND DIGITAL (⏏) GNDs ARE NOT TIED INTERNALLY AND MUST BE CONNECTED EXTERNALLY.

Figure 5. Analog and Power Connections for Bipolar -10V to +10V Input Range with Buffer Follower

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco < 100 ppm/°C) are used, is shown in Figure 6.




Figure 6. Low Tempco Zero Adj Circuit

In either zero adjust circuit, the fixed resistor connected to pin 22 should be located close to this pin to keep the pin 22 connection runs short, since the Comparator Input pin 22 is quite sensitive to external noise pick-up.

Gain Adjust: The gain adjust circuit consists of a 100Ω potentiometer connected between +10V Reference Output pin 18 and Gain Adjust Input pin 27 for all ranges. Both GAIN and ZERO ADJ potentiometers should be multi-turn, low tempco types; 20T cermet (tempco = 100ppm/°C max)

types are recommended. If the 100Ω GAIN ADJ potentiometer is replaced by a fixed 50Ω resistor, absolute gain calibration to ±0.1% of FSR is guaranteed.

Grounding: Analog and digital power supply grounds should be kept separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog signal noise. Analog Ground pin 26 and Digital Ground pin 15 are not connected internally; these two pins must be connected externally for the device to operate properly. Preferably, this connection is made at only one point, and as close to the device as possible.

Power Supply Bypassing: The ±15V and +5V power leads should be capacitively bypassed for optimum device performance. 1µF tantalum types are recommended; these capacitors should be located close to the device. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling (as is required with some competitive products), since each power lead is bypassed internally with a 0.039µF ceramic capacitor.

CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 3 and 4, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -½FSR for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 00000000001; Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 11111111110 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 10000000000.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 00000000001 digital output (offset binary) code. Set analog input to +9.9902V; adjust Gain for 11111111110 digital output (offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (offset binary) code should be 10000000000.

Other Ranges: Representative digital coding for 0 to +10V, -5V to +5V, and -10V to +10V ranges is shown in Table I. Coding relationships and calibration points for 0 to +5V and -2.5V to +2.5V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10V and -5V to +5V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately ±¼LSB using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 4.

Analog Input - Volts (Center of Quantization Interval)			Input Normalized to FSR		Digital Output Code (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges)	
0 to +10V Range	-5V to +5V Range	-10V to +10V Range	Unipolar Ranges	Bipolar Ranges	B1 (MSB)	B12 (LSB)
+9.9976	+4.9976	+9.9951	+FSR-1 LSB	+½FSR-1 LSB	1 1 1 1 1 1 1 1 1 1 1 1	
+9.9952	+4.9952	+9.9902	+FSR-2 LSB	+½FSR-2 LSB	1 1 1 1 1 1 1 1 1 1 1 0	
⋮	⋮	⋮	⋮	⋮	⋮	
+5.0024	+0.0024	+0.0049	+½FSR+1 LSB	+1 LSB	1 0 0 0 0 0 0 0 0 0 0 1	
+5.0000	+0.0000	+0.0000	+½FSR	ZERO	1 0 0 0 0 0 0 0 0 0 0 0	
⋮	⋮	⋮	⋮	⋮	⋮	
+0.0024	-4.9976	-9.9951	+1 LSB	-½FSR+1 LSB	0 0 0 0 0 0 0 0 0 0 0 1	
+0.0000	-5.0000	-10.0000	ZERO	-½FSR	0 0 0 0 0 0 0 0 0 0 0 0	

Table I. Digital Output Codes vs Analog Input For Unipolar and Bipolar Ranges

RANGE AND BUFFER FOLLOWER PIN CONNECTIONS

Analog pin connections for each of the ranges, with and without the buffer follower being used, are shown in Table II.

Range	Buffer Follower	Connect Analog Input To Pin:	Connect Span Pin:	Connect Bipolar Pin 23 To:	
0 to +5V	Used	30, and 29 to 24	25 to 22	—	
	Not Used	24	—		
0 to +10V	Used	30, and 29 to 24	—		
	Not Used	24	—		
-2.5 to +2.5V	Used	30, and 29 to 24	25 to 22		22
	Not Used	24	—		
-5 to +5V	Used	30, and 29 to 24	—		
	Not Used	24	—		
-10 to +10V	Used	30, and 29 to 25	—		
	Not Used	25	—		

Table II. Range and Buffer Follower Pin Connections

When the analog signal source has a low impedance (as would be the case if it were the output of the sample-and-hold amplifier of Figure 9), it can be connected to either of the direct input pins 24 or 25. The buffer follower is used in the application as shown in Figure 6, in which the analog input to the converter comes directly from the output of a FET analog multiplexer. The selected channel has a typical $r_{ON} = 200\Omega$ which has a $3000\text{ppm}/^\circ\text{C}$ tempco. If the multiplexer output were connected to the 0 to +10V direct input pin 24 ($5k\Omega$ input impedance, nominal), this r_{ON} would introduce a 4% gain scale-factor loading error, which is well beyond the normal $\pm 0.25\%$ FSR external gain adjustment range, and a tempco of approximately $3000\text{ppm}/^\circ\text{C} \times 4\% = 120\text{ppm}/^\circ\text{C}$. By connecting the buffer between the multiplexer output and direct input, these errors are eliminated. The buffer amplifier input bias current (50nA typical) must flow through the analog signal source, however. This limits the upper practical source impedance to several kilohms so that the offset voltage $I_{BIAS} R_{SOURCE}$ can be kept negligible, even though the buffer amplifier dynamic input impedance $\geq 100M\Omega$. The buffer amplifier has a $2\mu\text{s}$ settling time to 0.01% FSR for a 20V input step. This must be added to the conversion time when the input voltage can change significantly between successive conversions (as could be the case in the circuit of Figure 7).




Figure 7. Using Buffer Follower With Multiplexed Analog Input

Short Cycle Input: A Short Cycle Input pin 14 permits the timing cycle shown in Figure 2 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5V (pin 16). When 10-bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ($t_{10} + 100\text{ns}$ in timing diagram of Figure 2). Short Cycle pin connections and associated maximum 12-, 10- and 8-bit conversion times are summarized in Table III.

Connect Short Cycle Pin 14 to Pin:	Bits	Resolution (% FSR)	Maximum Conversion Time (μs)	Status Flag Reset at: (Figure 2)
16	12	0.024	25	$t_{12} + 100\text{ns}$
2	10	0.10	21	$t_{10} + 100\text{ns}$
4	8	0.39	17	$t_8 + 100\text{ns}$

Table III. Short Cycle Connections

(One should note that the calibration voltages listed in Table I are for 12-bit resolution only, and are not those corresponding to the center of each discrete quantization interval at reduced bit resolutions.)

DIGITAL OUTPUT DATA

Both parallel and serial data are in positive-true form and outputted from TTL storage registers. Parallel data output coding is binary for unipolar ranges and either offset binary

or two's complement binary, depending on whether Bit 1 (pin 12) or its logical inverse BIT 1 (pin 13) is used as the MSB. Parallel data becomes valid approximately 200ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is binary for unipolar input ranges and offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid on all negative-going clock edges, permitting serial data to be clocked directly into a receiving register on these edges as shown in Figure 8. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 2. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

APPLICATIONS

Sample-Hold Amplifier: A sample-and-hold amplifier (SHA) is normally connected between the analog signal source and AD572 analog input when the analog signal can change by more than $\frac{1}{2}$ LSB during conversion. Typical SHA-AD572 interconnections are shown in Figure 9. The STATUS output drives the SHA SAMPLE/HOLD input directly. On receipt of a CONVERT START pulse, the STATUS flag changes from "1" to "0" causing SHA mode to change from SAMPLE to HOLD. The SHA output voltage $e_{o\ S-H}$ is then held constant at the value existing just prior to application of the HOLD command for the complete conversion period. At the end of conversion, the STATUS flag returns to "1", restoring the SHA mode to SAMPLE, and $e_{o\ S-H}$ again tracks the analog signal voltage $e_{in\ S-H}$ (after the signal acquisition transient has subsided).




Figure 8. Serial Data Transfer Into Shift Register With Parallel Output to Data Bus




Figure 9. Sample-Hold Amplifier - AD572 Interconnections

Note that the internal (gated) clock is inhibited for the duration of the CONVERT START pulse and does not start running until the termination of this pulse (see timing). This can be used to simplify control signal timing requirements. In the circuit of Figure 9, for example, the CONVERT START signal pulse-width can be extended beyond the aperture delay time of the SHA to assure that $e_{o\ S-H}$ is in steady-state before conversion is initiated. This assures accurate conversion without requiring additional delay timing circuitry. The effect of varying the CONVERT START pulse-width on the conversion timing cycle is shown in Figure 10.




Figure 10. Effect of Convert Start Pulse-Width on Timing

Digital Gain Control: Figure 11 shows a method of varying the AD572 gain digitally, using an 8-bit DAC. The 100Ω GAIN ADJ potentiometer is replaced by a 15Ω fixed resistor. This biases full-scale high by approximately $35\Omega/20,000\Omega = +0.18\%$ of FSR. The AD559 has a large positive compliance voltage which permits its Current Output pin 4 to be connected directly to the AD572 Reference Input pin 27. The AD559 2.5mA output current is established by the AD580 +2.5V voltage reference connected through a 1kΩ resistor to Reference Current Input pin 14. The 2.5mA DAC full-scale output current removed from the AD572 pin 27 node changes the pin 27 input current $-2.5\text{mA} \times 15\Omega/20\text{k}\Omega = -1.88\mu\text{A}$, or $-1.88\mu\text{A}/500\mu\text{A} = -0.38\%$ of FSR; this permits a digital gain adjustment range of approximately $\pm 0.2\%$ FSR from nominal.




Figure 11. Digital Gain Control Using 8-Bit DAC

FEATURES

Complete 10-Bit A/D Converter with Reference, Clock and Comparator

Full 8- or 16-Bit Microprocessor Bus Interface


Fast Successive Approximation Conversion – 20 μ s typ

No Missing Codes Over Temperature

Operates on +5V and –12V to –15V Supplies

Low Cost Monolithic Construction

AD573 FUNCTIONAL BLOCK DIAGRAM



3

PRODUCT DESCRIPTION

The AD573 is a complete 10-bit successive approximation analog to digital converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register (SAR) and 3 state output buffers—all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in 20 μ s.

The AD573 incorporates advanced integrated circuit design and processing technologies. The successive approximation function is implemented with I²L (integrated injection logic). Laser trimming of the high stability SiCr thin film resistor ladder network insures high accuracy, which is maintained with a temperature compensated sub-surface Zener reference.

Operating on supplies of +5V and –12V to –15V, the AD573 will accept analog inputs of 0 to +10V or –5V to +5V. The trailing edge of a positive pulse on the CONVERT line initiates the 20 μ s conversion cycle. DATA READY indicates completion of the conversion. HIGH BYTE ENABLE (HBE) and LOW BYTE ENABLE (LBE) control the 8-bit and 2-bit three state output buffers.

The AD573 is available in two versions for the 0 to +70°C temperature range, the AD573J and AD573K. The AD573S guarantees \pm 1LSB relative accuracy and no missing codes from –55°C to +125°C.

Two package configurations are offered. All versions are also offered in a 20-pin hermetically sealed ceramic DIP. The AD573J and AD573K are also available in a 20-pin plastic DIP.

*Protected by U.S. Patent Nos. 3,940,760; 4,213,806; 4,136,349; 4,400,689; and 4,400,690

PRODUCT HIGHLIGHTS

1. The AD573 is a complete 10-bit A/D converter. No external components are required to perform a conversion.
2. The AD573 interfaces to many popular microprocessors without external buffers or peripheral interface adapters. The 10 bits of output data can be read as a 10-bit word or as 8- and 2-bit words.
3. The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.
4. The AD573 adapts to either unipolar (0 to +10V) or bipolar (–5V to +5V) analog inputs by simply grounding or opening a single pin.
5. Performance is guaranteed with +5V and –12V or –15V supplies.

SPECIFICATIONS

($T_A = 25^\circ\text{C}$, $V_+ = +5\text{V}$, $V_- = -12\text{V}$ or -15V , all voltages measured with respect to digital common, unless otherwise indicated)

Model	AD573J			AD573K			AD573S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	10			10			10			Bits
RELATIVE ACCURACY ¹ $T_A = T_{\min}$ to T_{\max}	± 1			$\pm 1/2$			± 1			LSB
FULL SCALE CALIBRATION ²	± 2			± 2			± 2			LSB
UNIPOLAR OFFSET	± 1			$\pm 1/2$			± 1			LSB
BIPOLAR OFFSET	± 1			$\pm 1/2$			± 1			LSB
DIFFERENTIAL NONLINEARITY ³ $T_A = T_{\min}$ to T_{\max}	10			10			10			Bits
TEMPERATURE RANGE	0		+70	0		+70	-55		+125	$^\circ\text{C}$
TEMPERATURE COEFFICIENTS ⁴										
Unipolar Offset	± 2			± 1			± 2			LSB
Bipolar Offset	± 2			± 1			± 2			LSB
Full Scale Calibration ²	± 4			± 2			± 5			LSB
POWER SUPPLY REJECTION										
Positive Supply +4.5 $\leq V_+ \leq$ +5.5V	± 2			± 1			± 2			LSB
Negative Supply -15.75V $\leq V_- \leq$ -14.25V	± 2			± 1			± 2			LSB
-12.6V $\leq V_- \leq$ -11.4V	± 2			± 1			± 2			LSB
ANALOG INPUT IMPEDANCE	3.0	5.0	7.0	3.0	5.0	7.0	3.0	5.0	7.0	k Ω
ANALOG INPUT RANGES										
Unipolar	0		+10	0		+10	0		+10	V
Bipolar	-5		+5	-5		+5	-5		+5	V
OUTPUT CODING										
Unipolar	Positive True Binary			Positive True Binary			Positive True Binary			
Bipolar	Positive True Offset Binary			Positive True Offset Binary			Positive True Offset Binary			
LOGIC OUTPUT										
Output Sink Current ($V_{\text{OUT}} = 0.4\text{V max}$, T_{\min} to T_{\max})	3.2			3.2			3.2			mA
Output Source Current ⁵ ($V_{\text{OUT}} = 2.4\text{V max}$, T_{\min} to T_{\max})	0.5			0.5			0.5			mA
Output Leakage	± 40			± 40			± 40			μA
LOGIC INPUTS										
Input Current	± 100			± 100			± 100			μA
Logic "1"	2.0			2.0			2.0			V
Logic "0"	0.8			0.8			0.8			V
CONVERSION TIME $T_A = T_{\min}$ to T_{\max}	10	20	30	10	20	30	10	20	30	μs
POWER SUPPLY										
V+	+4.5	+5.0	+7.0	+4.5	+5.0	+7.0	+4.5	+5.0	+7.0	V
V-	-11.4	-15	-16.5	+11.4	-15	-16.5	-11.4	-15	-16.5	V
OPERATING CURRENT										
V+		15	20		15	20		15	20	mA
V-		9	15		9	15		9	15	mA

NOTES

¹Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.

²Full-scale calibration is guaranteed trimmable to zero with an external 50 Ω potentiometer in place of the 15 Ω fixed resistor. Full scale is defined as 10 volts minus 1LSB, or 9.990 volts.

³Defined as the resolution for which no missing codes will occur.

⁴Change from +25 $^\circ\text{C}$ value from +25 $^\circ\text{C}$ to T_{\min} or T_{\max} .

⁵The data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal 6k Ω internal pull-up resistor.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common	0 to +7V
V- to Digital Common	0 to -16.5V
Analog Common to Digital Common	±1V
Analog Input to Analog Common	±15V
Control Inputs	0 to V+
Digital Outputs (High Impedance State)	0 to V+
Power Dissipation	800mW

AD573 ORDERING GUIDE

Model	Package Options*	Temperature Range	Relative Accuracy
AD573JN	20-Pin Plastic DIP (N-20)	0 to +70°C	±1LSB max
AD573KN	20-Pin Plastic DIP (N-20)	0 to +70°C	±1/2LSB max
AD573JP	20-Pin Leaded Chip Carrier (P-20A)	0 to +70°C	±1LSB max
AD573KP	20-Pin Leaded Chip Carrier (P-20A)	0 to +70°C	±1/2LSB max
AD573JD	20-Pin Ceramic DIP (D-20)	0 to +70°C	±1LSB max
AD573KD	20-Pin Ceramic DIP (D-20)	0 to +70°C	±1/2LSB max
AD573SD	20-Pin Ceramic DIP (D-20)	-55°C to +125°C	±1LSB max
AD573SD/883B	20-Pin Ceramic DIP (D-20)	-55°C to +125°C	±1LSB max

*See Section 13 for package outline information.

FUNCTIONAL DESCRIPTION

A block diagram of the AD573 is shown in Figure 1. The positive CONVERT pulse must be at least 500ns wide. \overline{DR} goes high within 1.5 μ s after the leading edge of the convert pulse indicating that the internal logic has been reset. The negative edge of the CONVERT pulse initiates the conversion. The internal 10-bit current output DAC is sequenced by the integrated injection logic (I^2L) successive approximation register (SAR) from its most significant bit to least significant bit to provide an output current which accurately balances the input signal current through the 5k Ω resistor. The comparator determines whether the addition of each successively weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is more, the bit is turned off. After testing all bits, the SAR contains a 10-bit binary code which accurately represents the input signal to within $\frac{1}{2}$ LSB (0.05% of full scale).

The SAR drives \overline{DR} low to indicate that the conversion is complete and that the data is available to the output buffers. \overline{HBE} and \overline{LBE} can then be activated to enable the upper 8-bit and lower 2-bit buffers as desired. \overline{HBE} and \overline{LBE} should be brought high prior to the next conversion to place the output buffers in the high impedance state.




Figure 1. AD573 Functional Block Diagram

The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and ensures excellent stability with both time and temperature. The bipolar offset input controls a switch which allows the positive bipolar offset current (exactly equal to the value of the MSB less $\frac{1}{2}$ LSB) to be injected into the summing (+) node of the comparator to offset the DAC output. Thus the nominal 0 to +10V unipolar input range becomes a -5V to +5V range. The 5k Ω thin film input resistor is trimmed so that with a full scale input signal, an input current will be generated which exactly matches the DAC output with all bits on.

UNIPOLAR CONNECTION

The AD573 contains all the active components required to perform a complete A/D conversion. Thus, for many applications, all that is necessary is connection of the power supplies (+5V and -12V to -15V), the analog input and the convert pulse. However, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 2.

The standard unipolar 0 to +10V range is obtained by shorting the bipolar offset control pin (pin 16) to digital common (pin 17).




Figure 2. AD573 Pin Connections

Full Scale Calibration

The 5k Ω thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC—plus about 0.3%—when an analog input voltage of 9.990 volts (10 volts - 1LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.99 volt full scale can be achieved to sufficient accuracy by simply inserting a 15 Ω resistor in series with the analog input to pin 14. Typical full scale calibration error will then be within ± 2 LSB or $\pm 0.2\%$. If more precise calibration is desired, a 50 Ω trimmer should be used instead. Set the analog input at 9.990 volts, and set the trimmer so that the output code is just at the transition between 11111111 10 and 11111111 11. Each LSB will then have a weight of 9.766mV. If a nominal full scale of 10.24 volts is desired (which makes the LSB have a weight of exactly 10.00mV), a 100 Ω resistor and a 100 Ω trimmer (or a 200 Ω trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of 5k Ω . Figure 3 illustrates the connections required for full scale calibration.




Figure 3. Standard AD573 Connections

Unipolar Offset Calibration

Since the Unipolar Offset is less than ± 1 LSB for all versions of the AD573, most applications will not require trimming. Figure 4 illustrates two trimming methods which can be used if greater accuracy is necessary.

Figure 4a shows how the converter zero may be offset by up to ± 3 bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode.




Figure 4a. Figure 4b.
 Figure 4. Offset Trims

Figure 5 shows the nominal transfer curve near zero for an AD573 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics.




Figure 5. AD573 Transfer Curve - Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights $\sim 9.766\text{mV}$)

This offset can easily be accomplished as shown in Figure 4b. At balance (after a conversion) approximately 2mA flows into the Analog Common terminal. A 2.7Ω resistor in series with this terminal will result in approximately the desired $\frac{1}{2}$ bit offset of the transfer characteristics. The nominal 2mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a 5Ω potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of $\frac{1}{2}$ LSB is introduced, full scale trimming as described on the previous page should be done with an analog input of 9.985 volts.

NOTE: During a conversion, transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle appropriately during a conversion. Capacitive

decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling, which returns to analog signal common, should go to the signal input side of the resistive offset network.

BIPOLAR CONNECTION

To obtain the bipolar -5V to $+5\text{V}$ range with an offset binary output code, the bipolar offset control pin is left open.

A -5.000 volt signal will give a 10-bit code of 00000000 00; an input of 0.000 volts results in an output code of 10000000 00 and $+4.99$ volts at the input yields the 11111111 11 code. The nominal transfer curve is shown in Figure 6.




Figure 6. AD573 Transfer Curve - Bipolar Operation

Note that in the bipolar mode, the code transitions are offset $\frac{1}{2}$ LSB such that an input voltage of 0 volts $\pm 5\text{mV}$ yields the code representing zero (10000000 00). Each output code is then centered on its nominal input voltage.

Full Scale Calibration

Full Scale Calibration is accomplished in the same manner as in Unipolar operation except the full scale input voltage is $+4.985$ volts.

Negative Full Scale Calibration

The circuit in Figure 4a can also be used in Bipolar operation to offset the input voltage (nominally -5V) which results in the 00000000 00 code. R2 should be omitted to obtain a symmetrical range.

The bipolar offset control input is not directly TTL compatible but a TTL interface for logic control can be constructed as shown in Figure 7.




Figure 7. Bipolar Offset Controlled by Logic Gate
 Gate Output = 1 Unipolar 0 - 10V Input Range
 Gate Output = 0 Bipolar $\pm 5\text{V}$ Input Range

SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD573

Many situations in high-speed acquisition systems or digitizing rapidly changing signals require a sample-and-hold amplifier (SHA) in front of the A-D converter. The SHA can acquire and hold a

signal faster than the converter can perform a conversion. A SHA can also be used to accurately define the exact point in time at which the signal is sampled. For the AD573, a SHA can also serve as a high input impedance buffer.

Figure 8 shows the AD573 connected to the AD582 monolithic SHA for high speed signal acquisition. In this configuration, the AD582 will acquire a 10 volt signal in less than 10 μ s with a droop rate less than 100 μ V/ms.




Figure 8. Sample-Hold Interface to the AD573

\overline{DR} goes high after the conversion is initiated to indicate that reset of the SAR is complete. In Figure 8 it is also used to put the AD582 into the hold mode while the AD573 begins its conversion cycle. (The AD582 settles to final value well in advance of the first comparator decision inside the AD573).

\overline{DR} goes low when the conversion is complete placing the AD582 back in the sample mode. Configured as shown in Figure 8, the next conversion can be initiated after a 10 μ s delay to allow for signal acquisition by the AD582.

Observe carefully the ground, supply, and bypass capacitor connections between the two devices. This will minimize ground noise and interference during the conversion cycle.

GROUNDING CONSIDERATIONS

The AD573 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as ± 200 mV of common mode voltage between the two commons. This permits more flexible control of system common bussing and digital and analog returns.

In normal operation, the Analog Common terminal may generate transient currents of up to 2mA during a conversion. In addition a static current of about 2mA will flow into Analog Common in the unipolar mode after a conversion is complete. The Analog Common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is ± 1 volt. It is recommended that a parallel pair of back-to-back protection diodes be connected between the commons if they are not connected locally.

CONTROL AND TIMING OF THE AD573

The operation of the AD573 is controlled by three inputs: CONVERT, \overline{HBE} and \overline{LBE} .

Starting a Conversion

The conversion cycle is initiated by a positive-going CONVERT

pulse at least 500ns wide. The rising edge of this pulse resets the internal logic, clears the result of the previous conversion, and sets \overline{DR} high. The falling edge of CONVERT begins the conversion cycle. When conversion is completed \overline{DR} returns low. During the conversion cycle, \overline{HBE} and \overline{LBE} should be held high. If \overline{HBE} or \overline{LBE} goes low during a conversion, the data output buffers will be enabled and intermediate conversion results will be present on the data output pins. This may cause bus conflicts if other devices in a system are trying to use the bus.




Figure 9. Convert Timing

Reading the Data

The three-state data output buffers are enabled by \overline{HBE} and \overline{LBE} . Access time of these buffers is typically 150ns (250 maximum). The Data outputs remain valid until 50ns after the enable signal returns high, and are completely into the high-impedance state 100ns later.




Figure 10. Read Timing

TIMING SPECIFICATIONS (All grades, $T_A = T_{min} - T_{max}$)

Parameter	Symbol	Min	Typ	Max	Units
CONVERT Pulse Width	t_{CS}	500	—	—	ns
\overline{DR} Delay from CONVERT	t_{DSC}	—	1	1.5	μ s
Conversion Time	t_C	10	20	30	μ s
Data Access Time	t_{DD}	0	150	250	ns
Data Valid after $\overline{HBE}/\overline{LBE}$					
High	t_{HD}	50	—	—	ns
Output Float Delay	t_{HL}	—	100	200	ns

MICROPROCESSOR INTERFACE CONSIDERATIONS – GENERAL

When an analog-to-digital converter like the AD573 is interfaced to a microprocessor, several details of the interface must be considered. First, a signal to start the converter must be generated; then an appropriate delay period must be allowed to pass before valid conversion data may be read. In most applications, the AD573 can interface to a microprocessor system with little or no external logic.

The most popular control signal configuration consists of decoding the address assigned to the AD573, then gating this signal with the system's WR signal to generate the CONVERT pulse, and gating it with RD to enable the output buffers. The use of a memory address and memory WR and RD signals denotes "memory-mapped" I/O interfacing, while the use of a separate I/O address space denotes "isolated I/O" interfacing. In 8-bit bus systems, the 10-bit AD573 will occupy two locations when data is to be read; therefore, two (usually consecutive) addresses must be decoded. One of the addresses can also be used as the address which produces the CONVERT signal during WR operations.

Figure 11 shows a generalized diagram of the control logic for

Interfacing to the AD573

an AD573 interfaced to an 8-bit data bus, where two addresses (ADC ADDR and ADC ADDR + 1) have been decoded. ADC ADDR starts the converter when written to (the actual data being written to the converter does not matter) and contains the high byte data during read operations. ADC ADDR + 1 performs no function during write operations, but contains the low byte data during read operations.




Figure 11. General AD573 Interface to 8-Bit Microprocessor

In systems where this read-write interface is used, at least 30 microseconds (the maximum conversion time) must be allowed to pass between starting a conversion and reading the results. This delay or "timeout" period can be implemented in a short software routine such as a countdown loop, enough dummy instructions to consume 30 microseconds, or enough actual useful instructions to consume the required time. In tightly-timed systems, the DR line may be read through an external three-state buffer to determine precisely when a conversion is complete. Higher-speed systems may choose to use DR to signal an interrupt to the processor at the end of a conversion.




Figure 12. Typical AD573 Interface Timing Diagram

CONVERT Pulse Generation

The AD573 is tested with a CONVERT pulse width of 500ns and will typically operate with a pulse as short as 300ns. However, some microprocessors produce active WR pulses which are shorter than this. Either of the circuits shown in Figure 13 can be used to generate an adequate CONVERT pulse for the AD573.

In both circuits, the short low-going WR pulse sets the CONVERT line high through a flip-flop. The rising edge of DR (which signifies that the internal logic has been reset) resets the flip-flop and brings CONVERT low, which starts the conversion.

Note that t_{DSC} is slightly longer when the result of the previous conversion contains a logic 1 on the LSB. This means that the actual CONVERT pulse generated by the circuits in Figure 13 will vary slightly in width.




Figure 13a. Using 74LS00 Figure 13b. Using 1/2 74LS74

Output Data Format

The AD573 output data is presented in a left-justified format. The 8 MSBs (DB9-DB2, pins 10 through 3) are enabled by HBE (pin 20) and the 2 LSBs (DB1, DB0 - pins 2 and 1) are enabled by LBE (pin 19). This allows simple interface to 8-bit system buses by overlapping the 2 MSBs and the 2 LSBs. The organization of the data is shown in Figure 14.

When the least significant bits are read (LBE brought low), the six remaining bits of the byte will contain meaningless data. These unwanted bits can be masked by logically ANDing the byte with 11000000 (C0 hex), which forces the 6 lower bits to logic 0 while preserving the two most significant bits of the byte.

Note that it is not possible to reconfigure the AD573 for right justified data.




Figure 14. AD573 Output Data Format

In systems where all 10 bits are desired at the same time, HBE and LBE may be tied together. This is useful in interfacing to 16-bit bus systems. The resulting 10-bit word can then be placed at the high end of the 16-bit bus for left justification or at the low end for right justification.

It is also possible to use the AD573 in a "stand-alone" mode, where the output data buffers are automatically enabled at the end of a conversion cycle. In this mode, the DR output is wired to the HBE and LBE inputs. The outputs thus are forced into the high-impedance state during the conversion period, and valid data becomes available approximately 500ns after the DR signal goes low at the end of the conversion. The 500ns delay allows propagation of the least significant bit through the internal logic.

This mode is particularly useful for bench-testing of the AD573, and in applications where dedicated I/O ports of peripheral interface adapter chips are available.




Figure 15. AD573 in "Stand-Alone" Mode (Output Data Valid 500ns After DR Goes Low)

Apple II Microcomputer Interface

The AD573 can provide a flexible, low-cost analog interface for the popular Apple II microcomputer. The Apple II, based on a 1MHz 6502 microprocessor, meets all timing requirements for the AD573. Only a few TTL gates are required to decode the signals available on the Apple II's peripheral connector. The recommended connections are shown in Figure 16.




Figure 16. AD573 Interface to Apple II

The BASIC routine listed here will operate the AD573 circuit shown in Figure 16. The conversion is started by POKing to the location which contains the AD573. The relatively slow execution speed of BASIC eliminates the need for a delay routine between starting and reading the converter. This routine assumes that the AD573 is connected for a ± 5 volt input range. Variable I represents the integer value (from 0 to 1023) read from the AD573. Variable V represents the actual value of the input signal (in volts).

```

100 PRINT "WHICH SLOT IS THE A/D IN";INPUT S
110 A= 49280 + 16*S
120 POKE A,0
130 L=PEEK(A) :H=PEEK(A + 1)
140 I=(4*H)+INT(L/64)
150 V=(I/1024)*10-5
160 PRINT "THE INPUT SIGNAL IS ";V;"VOLTS."

```

It is also possible to write a faster-executing assembly-language routine to control the AD573. Such a routine will require a

delay between starting and reading the converter. This can be easily implemented by calling the Apple's WAIT subroutine (which resides at location \$FCA8) after loading the accumulator with a number greater than or equal to two.

8085-Series Microprocessor Interface

The AD573 can also be used with 8085-series microprocessors. These processors use separate control signals for RD and WR, as opposed to the single R/W control signal used in the 6800/6500 series processors.

There are two constraints related to operation of the AD573 with 8085-series processors. The first problem is the width of the CONVERT pulse. The circuit shown in Figure 17 (essentially the same as that shown in Figure 13) will produce a wide enough CONVERT pulse when the 8085 is running at 5MHz. For 8085 systems running at slower clock rates (3MHz), the flip-flop-based circuit can be eliminated since the WR pulse will be approximately 500ns wide.

The other consideration is the access time of the AD573's three-state output data buffers, which is 250ns maximum. It may be necessary to insert wait states during RD operations from the AD573. This will not be a problem in systems using memories with comparable access times, since wait states will have already been provided in the basic system design.




Figure 17. AD573-8085A Interface Connections

The following assembly-language subroutine can be used to control an AD573 residing at memory locations 3000_H and 3001_H. The 10 bits of data are returned (left-justified) in the DE register pair.

```

ADC:  LXI H,3000 ;LOAD HL WITH AD573 ADDRESS
      MOV M,A   ;START CONVERSION
      MVI B,06  ;LOAD DELAY PERIOD
LOOP: DCR B    ;DELAY LOOP
      JNZ LOOP ;
      MOV A,M   ;READ LOW BYTE
      ANI C0    ;MASK LOWER 6 BITS
      MOV E,A   ;STORE CLEAN LOW BYTE IN E
      INR L    ;LOAD HIGH BYTE ADDRESS
      MOV D,M   ;MOVE HIGH BYTE TO D
      RET      ;EXIT

```


FEATURES

Complete 12-Bit A/D Converter with Reference and Clock

8- and 16-Bit Microprocessor Bus Interface

Guaranteed Linearity Over Temperature

0 to +70°C – AD574AJ, K, L

–55°C to +125°C – AD574AS, T, U

No Missing Codes Over Temperature

35µs Maximum Conversion Time


Buried Zener Reference for Long-Term Stability

and Low Gain T.C. 10ppm/°C max AD574AL

12.5ppm/°C max AD574AU

Ceramic DIP, Plastic DIP or PLCC Package

AD574A BLOCK DIAGRAM
AND PIN CONFIGURATION



PRODUCT DESCRIPTION

The AD574A is a complete 12-bit successive-approximation analog-to-digital converter with 3-state output buffer circuitry for direct interface to an 8- or 16-bit microprocessor bus. A high-precision voltage reference and clock are included on-chip, and the circuit guarantees full-rated performance without external circuitry or clock signals.

The AD574A design is implemented using Analog Devices' Bipolar/I²L process, and integrates all analog and digital functions on one chip. Offset, linearity and scaling errors are minimized by active laser-trimming of thin-film resistors at the wafer stage. The voltage reference uses an implanted buried Zener for low noise and low drift. On the digital side, I²L logic is used for the successive-approximation register, control circuitry and 3-state output buffers.

The AD574A is available in six different grades. The AD574AJ, K, and L grades are specified for operation over the 0 to +70°C temperature range. The AD574AS, T, and U are specified for the –55°C to +125°C range. All grades are available in a 28-pin hermetically-sealed ceramic DIP. The J, K, and L grades are also available in a 28-pin plastic DIP and PLCC.

The S, T, and U grades are available with optional processing to MIL-STD-883C Class B. The Analog Devices' Military Products Databook should be consulted for details on /883B testing of the AD574A.

PRODUCT HIGHLIGHTS

1. The AD574A interfaces to most 8- or 16-bit microprocessors. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 bits of output data can be read either as one 12-bit word or as two 8-bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
2. The precision, laser-trimmed scaling and bipolar offset resistors provide four calibrated ranges: 0 to +10 and 0 to +20 volts unipolar, –5 to +5 and –10 to +10 volts bipolar. Typical bipolar offset and full-scale calibration errors of ±0.1% can be trimmed to zero with one external component each.
3. The internal buried Zener reference is trimmed to 10.00 volts with 0.2% maximum error and 15ppm/°C typical T.C. The reference is available externally and can drive up to 1.5mA beyond the requirements of the reference and bipolar offset resistors.

*Protected by U.S. Patent Nos. 3,803,590; 4,213,806; 4,511,413; RE 28,633.

SPECIFICATIONS (@ +25°C with $V_{CC} = +15V$ or $+12V$, $V_{LOGIC} = +5V$, $V_{EE} = -15V$ or $-12V$ unless otherwise indicated)

Model	AD574AJ			AD574AK			AD574AL			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			12			12			12	Bits
LINEARITY ERROR @ +25°C			±1			±1/2			±1/2	LSB
T_{min} to T_{max}			±1			±1/2			±1/2	LSB
DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed) T_{min} to T_{max}	11			12			12			Bits
UNIPOLAR OFFSET (Adjustable to zero)			±2			±1			±1	LSB
BIPOLAR OFFSET (Adjustable to zero)			±4			±4			±2	LSB
FULL-SCALE CALIBRATION ERROR (with fixed 50Ω resistor from REF OUT to REF IN) (Adjustable to zero)			0.25			0.25			0.125	% of F.S.
TEMPERATURE RANGE	0		+70	0		+70	0		+70	°C
TEMPERATURE COEFFICIENTS (Using internal reference) T_{min} to T_{max}										
Unipolar Offset			±2 (10)			±1 (5)			±1 (5)	LSB (ppm/°C)
Bipolar Offset			±2 (10)			±1 (5)			±1 (5)	LSB (ppm/°C)
Full-Scale Calibration			±9 (50)			±5 (27)			±2 (10)	LSB (ppm/°C)
POWER SUPPLY REJECTION Max change in Full Scale Calibration										
$V_{CC} = 15V \pm 1.5V$ or $12V \pm 0.6V$			±2			±1			±1	LSB
$V_{LOGIC} = 5V \pm 0.5V$			±1/2			±1/2			±1/2	LSB
$V_{EE} = -15V \pm 1.5V$ or $-12V \pm 0.6V$			±2			±1			±1	LSB
ANALOG INPUT										
Input Ranges										
Bipolar	-5		+5	-5		+5	-5		+5	Volts
	-10		+10	-10		+10	-10		+10	Volts
Unipolar	0		+10	0		+10	0		+10	Volts
	0		+20	0		+20	0		+20	Volts
Input Impedance										
10 Volt Span	3	5	7	3	5	7	3	5	7	kΩ
20 Volt Span	6	10	14	6	10	14	6	10	14	kΩ
DIGITAL CHARACTERISTICS ¹ (T_{min} - T_{max})										
Inputs ² (CE, CS, R/C, A ₀)										
Logic "1" Voltage	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	Volts
Logic "0" Voltage	-0.5		+0.8	-0.5		+0.8	-0.5		+0.8	Volts
Current	-20		+20	-20		+20	-20		+20	μA
Capacitance		5			5			5		pF
Outputs (DB11-DB0, STS)										
Logic "1" Voltage ($I_{SOURCE} \leq 500\mu A$)	+2.4			+2.4			+2.4			Volts
Logic "0" Voltage ($I_{SINK} \leq 1.6mA$)			+0.4			+0.4			+0.4	Volts
Leakage (DB11-DB0, High-Z State)	-20		+20	-20		+20	-20		+20	μA
Capacitance		5			5			5		pF
POWER SUPPLIES										
Operating Range										
V_{LOGIC}	+4.5		+5.5	+4.5		+5.5	+4.5		+5.5	Volts
V_{CC}	+11.4		+16.5	+11.4		+16.5	+11.4		+16.5	Volts
V_{EE}	-11.4		-16.5	-11.4		-16.5	-11.4		-16.5	Volts
Operating Current										
I_{LOGIC}		30	40		30	40		30	40	mA
I_{CC}		2	5		2	5		2	5	mA
I_{EE}		18	30		18	30		18	30	mA
POWER DISSIPATION		390	725		390	725		390	725	mW
INTERNAL REFERENCE VOLTAGE	9.98	10.0	10.02	9.98	10.0	10.02	9.99	10.0	10.01	Volts
Output current (available for external loads) ³ (External load should not change during conversion)			1.5			1.5			1.5	mA
PACKAGE OPTIONS ⁴										
Ceramic (D-28)			AD574ASD			AD574AKD			AD574ALD	
Plastic (N-28)			AD574AJN			AD574AKN			AD574ALN	
PLCC (P-28A)			AD574AJP			AD574AKP			AD574ALP	

NOTES

¹Detailed Timing Specifications appear in the Timing Section.

²12/8 Input is not TTL-compatible and must be hard wired to V_{LOGIC} or Digital Common.

³The reference should be buffered for operation on $\pm 12V$ supplies.

⁴See Section 13 for package outline information.

Specifications subject to change without notice.


Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Model	AD574AS			AD574AT			AD574AU			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			12			12			12	Bits
LINEARITY ERROR @ +25°C			±1			±1/2			±1/2	LSB
T_{min} to T_{max}			±1			±1			±1	LSB
DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed)										
T_{min} to T_{max}	11			12			12			Bits
UNIPOLAR OFFSET (Adjustable to zero)			±2			±1			±1	LSB
BIPOLAR OFFSET (Adjustable to zero)			±4			±4			±2	LSB
FULL-SCALE CALIBRATION ERROR (with fixed 50Ω resistor from REF OUT to REF IN) (Adjustable to zero)			0.25			0.25			0.125	% of F.S.
TEMPERATURE RANGE	-55		+125	-55		+125	-55		+125	°C
TEMPERATURE COEFFICIENTS (Using internal reference)										
T_{min} to T_{max}										
Unipolar Offset			±2 (5)			±1 (2.5)			±1 (2.5)	LSB (ppm/°C)
Bipolar Offset			±4 (10)			±2 (5)			±1 (2.5)	LSB (ppm/°C)
Full-Scale Calibration			±20 (50)			±10 (25)			±5 (12.5)	LSB (ppm/°C)
POWER SUPPLY REJECTION										
Max change in Full Scale Calibration			±2			±1			±1	LSB
$V_{CC} = 15V \pm 1.5V$ or $12V \pm 0.6V$									±1/2	LSB
$V_{LOGIC} = 5V \pm 0.5V$									±1	LSB
$V_{EE} = -15V \pm 1.5V$ or $-12V \pm 0.6V$									±1	LSB
ANALOG INPUT										
Input Ranges										
Bipolar	-5		+5	-5		+5	-5		+5	Volts
	-10		+10	-10		+10	-10		+10	Volts
Unipolar	0		+10	0		+10	0		+10	Volts
	0		+20	0		+20	0		+20	Volts
Input Impedance										
10 Volt Span	3	5	7	3	5	7	3	5	7	kΩ
20 Volt Span	6	10	14	6	10	14	6	10	14	kΩ
DIGITAL CHARACTERISTICS ¹ (T_{min} - T_{max})										
Inputs ² (CE, CS, R/C, A ₀)										
Logic "1" Voltage	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	Volts
Logic "0" Voltage	-0.5		+0.8	-0.5		+0.8	-0.5		+0.8	Volts
Current	-20		+20	-20		+20	-20		+20	μA
Capacitance		5			5			5		pF
Outputs (DB11-DB0, STS)										
Logic "1" Voltage ($I_{SOURCE} \leq 500\mu A$)	+2.4		+0.4	+2.4		+0.4	+2.4		+0.4	Volts
Logic "0" Voltage ($I_{SINK} \leq 1.6mA$)	-20		+20	-20		+20	-20		+20	μA
Leakage (DB11-DB0, High-Z State)		5			5			5		pF
Capacitance		5			5			5		pF
POWER SUPPLIES										
Operating Range										
V_{LOGIC}	+4.5		+5.5	+4.5		+5.5	+4.5		+5.5	Volts
V_{CC}	+11.4		+16.5	+11.4		+16.5	+11.4		+16.5	Volts
V_{EE}	-11.4		-16.5	-11.4		-16.5	-11.4		-16.5	Volts
Operating Current										
I_{LOGIC}		30	40		30	40		30	40	mA
I_{CC}		2	5		2	5		2	5	mA
I_{EE}		18	30		18	30		18	30	mA
POWER DISSIPATION		390	725		390	725		390	725	mW
INTERNAL REFERENCE VOLTAGE	9.98	10.0	10.02	9.98	10.0	10.02	9.99	10.0	10.01	Volts
Output current (available for external loads) ³ (External load should not change during conversion)			1.5			1.5			1.5	mA
PACKAGE OPTIONS ⁴										
Ceramic (D-28)			AD574ASD			AD574ATD			AD574AUD	

NOTES

- ¹Detailed Timing Specifications appear in the Timing Section.
 - ²12/8 Input is not TTL-compatible and must be hard wired to V_{LOGIC} or Digital Common.
 - ³The reference should be buffered for operation on ±12V supplies.
 - ⁴See Section 13 for package outline information.
- Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.



AD574A Block Diagram and Pin Configuration

ABSOLUTE MAXIMUM RATINGS*

(Specifications apply to all grades, except where noted)

- V_{CC} to Digital Common 0 to +16.5V
- V_{EE} to Digital Common 0 to -16.5V
- V_{LOGIC} to Digital Common 0 to +7V
- Analog Common to Digital Common ±1V
- Control Inputs (CE, \overline{CS} , A_O, 12/8, R/C) to Digital Common -0.5V to V_{LOGIC} +0.5V
- Analog Inputs (REF IN, BIP OFF, 10V_{IN}) to Analog Common V_{EE} to V_{CC}
- 20V_{IN} to Analog Common ±24V
- REF OUT Indefinite short to common
Momentary short to V_{CC}

- Chip Temperature 175°C
- Power Dissipation 825mW
- Lead Temperature, Soldering +300°C, 10 sec.
- Storage Temperature (Ceramic) -65°C to +150°C
- (Plastic) -25°C to +100°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AD574A ORDERING GUIDE

Model*	Temp. Range	Linearity Error Max (T _{min} to T _{max})	Resolution No Missing Codes (T _{min} to T _{max})	Max Full Scale T.C. (ppm/°C)
AD574AJ(X)	0 to +70°C	±1LSB	11 Bits	50.0
AD574AK(X)	0 to +70°C	±1/2LSB	12 Bits	27.0
AD574AL(X)	0 to +70°C	±1/2LSB	12 Bits	10.0
AD574AS(X)	-55°C to +125°C	±1LSB	11 Bits	50.0
AD574AT(X)	-55°C to +125°C	±1LSB	12 Bits	25.0
AD574AU(X)	-55°C to +125°C	±1LSB	12 Bits	12.5

NOTES

- *X = Package designator. Available packages are:
D (D-28) for all grades.
N (N-28) for J, K, and L grades.
P for PLCC in J, K, L grades.
Example: AD574AKN is K grade in plastic DIP.

THE AD574A OFFERS GUARANTEED MAXIMUM LINEARITY ERROR OVER THE FULL OPERATING TEMPERATURE RANGE

DEFINITIONS OF SPECIFICATIONS

LINEARITY ERROR

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale". The point used as "zero" occurs 1/2LSB (1.22mV for 10 volt span) before the first code transition (all zeros to only the LSB "on"). "Full scale" is defined as a level 1 1/2LSB beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The AD574AK, L, T, and U grades are guaranteed for maximum nonlinearity of $\pm 1/2$ LSB. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The AD574AJ and S grades are guaranteed to ± 1 LSB max error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one.

Note that the linearity error is not user-adjustable.

DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)

A specification which guarantees no missing codes requires that every code combination appear in a monotonic increasing sequence as the analog input level is increased. Thus every code must have a finite width. For the AD574AK, L, T, and U grades, which guarantee no missing codes to 12-bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The AD574AJ and S grades guarantee no missing codes to 11-bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice very few of the 12-bit codes are missing.

UNIPOLAR OFFSET

The first transition should occur at a level 1/2LSB above analog common. Unipolar offset is defined as the deviation of the actual transition from that point. This offset can be adjusted as discussed on the following two pages. The unipolar offset temperature coefficient specifies the maximum change of the transition point over temperature, with or without external adjustment.

BIPOLAR OFFSET

In the bipolar mode the major carry transition (0111 1111 1111 to 1000 0000 0000) should occur for an analog value 1/2LSB below analog common. The bipolar offset error and temperature coefficient specify the initial deviation and maximum change in the error over temperature.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters exhibit an inherent quantization uncertainty of $\pm 1/2$ LSB. This uncertainty is a fundamental characteristic of the quantization process and cannot be reduced for a converter of given resolution.

LEFT-JUSTIFIED DATA

The data format used in the AD574A is left-justified. This means that the data represents the analog input as a fraction of full-scale, ranging from 0 to $\frac{4095}{4096}$. This implies a binary point to the left of the MSB.

FULL-SCALE CALIBRATION ERROR

The last transition (from 1111 1111 1110 to 1111 1111 1111) should occur for an analog value 1 1/2LSB below the nominal full scale (9.9963 volts for 10.000 volts full scale). The full-scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which is typically 0.05 to 0.1% of full scale, can be trimmed out as shown in Figures 3 and 4.

TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset, and bipolar offset specify the maximum change from the initial (25°C) value to the value at T_{\min} or T_{\max} .

POWER SUPPLY REJECTION

The standard specifications for the AD574A assume use of +5.00 and ± 15.00 or ± 12.00 V supplies. The only effect of power supply error on the performance of the device will be a small change in the full-scale calibration. This will result in a linear change in all lower-order codes. The specifications show the maximum full-scale change from the initial value with the supplies at the various limits.

CODE WIDTH

A fundamental quantity for A/D converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit (LSB) of the full-scale range or 2.44mV out of 10 volts for a 12-bit ADC.

CIRCUIT OPERATION

The AD574A is a complete 12-bit A/D converter which requires no external components to provide the complete successive-approximation analog-to-digital conversion function. A block diagram of the AD574A is shown in Figure 1.




Figure 1. Block Diagram of AD574A 12-Bit A-to-D Converter

When the control section is commanded to initiate a conversion (as described later), it enables the clock and resets the successive-approximation register (SAR) to all zeros. Once a conversion cycle has begun, it cannot be stopped or re-started and data is not available from the output buffers. The SAR, timed by the clock, will sequence through the conversion cycle and return an end-of-convert flag to the control section. The control section will then disable the clock, bring the output status flag low, and enable control functions to allow data read functions by external command.

During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most significant bit (MSB) to least significant bit (LSB) to provide an output current which accurately balances the input signal current through the 5kΩ (or 10kΩ) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within $\pm 1/2$ LSB.

The temperature-compensated buried zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts $\pm 0.2\%$; it can supply up to 1.5mA to an external load in addition to the requirements of the reference input resistor (0.5mA) and bipolar offset resistor (1mA) when the AD574A is powered from ± 15 V supplies. If the AD574A is used with ± 12 V supplies, or if external current must be supplied over the full temperature range, an external buffer amplifier is recommended. Any external load on the AD574A reference must remain constant during conversion. The thin-film application resistors are trimmed to match the full-scale output current of the DAC. There are two 5kΩ input scaling resistors to allow either a 10 volt or 20 volt span. The 10kΩ bipolar offset resistor is grounded for unipolar operation and connected to the 10 volt reference for bipolar operation.

DRIVING THE AD574 ANALOG INPUT

The internal circuitry of the AD574 dictates that its analog input be driven by a low source impedance. Voltage changes at the current summing node of the internal comparator result in abrupt modulations of the current at the analog input. For accurate 12-bit conversions the driving source must be capable of holding a constant output voltage under these dynamically changing load conditions.




Figure 2. Op Amp - AD574A Interface

The output impedance of an op amp has an open-loop value which, in a closed loop, is divided by the loop gain available at the frequency of interest. The amplifier should have acceptable loop gain at 500kHz for use with the AD574A. To check whether the output properties of a signal source are suitable, monitor the AD574's input with an oscilloscope while a conversion is in progress. Each of the 12 disturbances should subside in 1μ s or less.

For applications involving the use of a sample-and-hold amplifier, the AD585 is recommended. The AD711 or AD544 op amps are recommended for dc applications.

SAMPLE-AND-HOLD AMPLIFIERS

Although the conversion time of the AD574A is a maximum of 35μ s, to achieve accurate 12-bit conversions of frequencies greater than a few Hz requires the use of a sample-and-hold amplifier (SHA). If the voltage of the analog input signal driving the AD574A changes by more than $1/2$ LSB over the time interval needed to make a conversion, then the input requires a SHA.

The AD585 is a high-linearity SHA capable of directly driving the analog input of the AD574A. The AD585's fast acquisition time, low aperture and low aperture jitter are ideally suited for high-speed data acquisition systems. Consider the AD574A converter with a 35μ s conversion time and an input signal of 10V p-p: the maximum frequency which may be applied to achieve rated accuracy is 1.5Hz. However, with the addition of an AD585, as shown in Figure 3, the maximum frequency increases to 26kHz.

The AD585's low output impedance, fast-loop response, and low droop maintain 12-bits of accuracy under the changing load conditions that occur during a conversion, making it suitable for use in high-accuracy conversion systems. Many other SHAs cannot achieve 12-bits of accuracy and can thus compromise a system. The AD585 is recommended for AD574A applications requiring a sample and hold.




Figure 3. AD574A with AD585 Sample and Hold

SUPPLY DECOUPLING AND LAYOUT CONSIDERATIONS

It is critically important that the AD574A power supplies be filtered, well regulated, and free from high-frequency noise. Use of noisy supplies will cause unstable output codes. Switching power supplies are not recommended for circuits attempting to achieve 12-bit accuracy unless great care is used in filtering any switching spikes present in the output. Remember that a few millivolts of noise represents several counts of error in a 12-bit ADC.

Decoupling capacitors should be used on all power supply pins; the +5V supply decoupling capacitor should be connected directly from pin 1 to pin 15 (digital common) and the +V_{CC} and -V_{EE} pins should be decoupled directly to analog common (pin 9). A suitable decoupling capacitor is a 4.7µF tantalum type in parallel with a 0.1µF disc ceramic type.

Circuit layout should attempt to locate the AD574A, associated analog input circuitry, and interconnections as far as possible from logic circuitry. For this reason, the use of wire-wrap circuit construction is not recommended. Careful printed-circuit construction is preferred.

GROUNDING CONSIDERATIONS

The analog common at pin 9 is the ground reference point for the internal reference and is thus the "high quality" ground for the AD574A; it should be connected directly to the analog reference point of the system. In order to achieve all of the high-accuracy performance available from the AD574A in an environment of high digital noise content, the analog and digital commons should be connected together at the package. In some situations, the digital common at pin 15 can be connected to the most convenient ground reference point; analog power return is preferred.

UNIPOLAR RANGE CONNECTIONS FOR THE AD574A

The AD574A contains all the active components required to perform a complete 12-bit A/D conversion. Thus, for most situations, all that is necessary is connection of the power supplies (+5, +12/+15 and -12/-15 volts), the analog input, and the conversion initiation command, as discussed on the next page. Analog input connections and calibration are easily accomplished; the unipolar operating mode is shown in Figure 4.




Figure 4. Unipolar Input Connections

All of the thin-film application resistors of the AD574A are trimmed for absolute calibration. Therefore, in many applications, no calibration trimming will be required. The absolute accuracy for each grade is given in the specification tables. For example, if no trims are used, the AD574AK guarantees ± 1 LSB max zero offset error and $\pm 0.25\%$ (10LSB) max full-scale error. (Typical full-scale error is ± 2 LSB.) If the offset trim is not required, pin 12 can be connected directly to pin 9; the two resistors and trimmer for pin 12 are then not needed. If the full-scale trim is not needed, a $50\Omega \pm 1\%$ metal film resistor should be connected between pin 8 and pin 10.

The analog input is connected between pin 13 and pin 9 for a 0 to +10V input range, between 14 and pin 9 for a 0 to +20V input range. The AD574A easily accommodates an input signal beyond the supplies. For the 10 volt span input, the LSB has a nominal value of 2.44mV; for the 20 volt span, 4.88mV. If a 10.24V range is desired (nominal 2.5mV/bit), the gain trimmer (R2) should be replaced by a 50Ω resistor, and a 200Ω trimmer inserted in series with the analog input to pin 13 for a full-scale range of 20.48V (5mV/bit), use a 500Ω trimmer into pin 14. The gain trim described below is now done with these trimmers. The nominal input impedance into pin 13 is 5kΩ, and 10kΩ into pin 14.

UNIPOLAR CALIBRATION

The AD574A is intended to have a nominal 1/2LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, the first transition (from 0000 0000 0000 to 0000 0000 0001) will occur for an input level of + 1/2LSB (1.22mV for 10V range).

If pin 12 is connected to pin 9, the unit will behave in this manner, within specifications. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately $\pm 15\text{mV}$ of offset trim range.

The full-scale trim is done by applying a signal 1/2LSB below the nominal full scale (9.9963 for a 10V range). Trim R2 to give the last transition (1111 1111 1110 to 1111 1111 1111).

BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 5. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, one or both of the trimmers shown can be replaced by a $50\Omega \pm 1\%$ fixed resistor. Bipolar calibration is similar to unipolar calibration. First, a signal 1/2LSB above negative full scale (-4.9988V for the $\pm 5\text{V}$ range) is applied and R1 is trimmed to give the first transition (0000 0000 0000 to 0000 0000 0001). Then a signal 1/2LSB below positive full scale ($+4.9963\text{V}$ for the $\pm 5\text{V}$ range) is applied and R2 trimmed to give the last transition (1111 1111 1110 to 1111 1111 1111).





Figure 5. Bipolar Input Connections

CONTROL LOGIC

The AD574A contains on-chip logic to provide conversion initiation and data read operations from signals commonly available in microprocessor systems. Figure 6 shows the internal logic circuitry of the AD574A.

The control signals CE, $\overline{\text{CS}}$, and $\overline{\text{R/C}}$ control the operation of the converter. The state of $\overline{\text{R/C}}$ when CE and $\overline{\text{CS}}$ are both asserted determines whether a data read ($\overline{\text{R/C}} = 1$) or a convert ($\overline{\text{R/C}} = 0$) is in progress. The register control inputs A_0 and $12/\overline{8}$ control conversion length and data format. The A_0 line is usually tied to the least significant bit of the address bus. If a conversion is started with A_0 low, a full 12-bit conversion cycle is initiated. If



NOTE 1: WHEN START CONVERT GOES LOW, THE EOC (END OF CONVERSION) SIGNALS GO LOW. EOC8 RETURNS HIGH AFTER AN 8-BIT CONVERSION CYCLE IS COMPLETE, AND EOC12 RETURNS HIGH WHEN ALL 12 BITS HAVE BEEN CONVERTED. THE EOC SIGNALS PREVENT DATA FROM BEING READ DURING CONVERSIONS.

NOTE 2: $12/\overline{8}$ IS NOT A TTL-COMPATIBLE INPUT AND SHOULD ALWAYS BE WIRED DIRECTLY TO V_{LOGIC} OR DIGITAL COMMON.

Figure 6. AD574A Control Logic

A_0 is high during a convert start, a shorter 8-bit conversion cycle results. During data read operations, A_0 determines whether the three-state buffers containing the 8 MSBs of the conversion result ($\text{A}_0 = 0$) or the 4 LSBs ($\text{A}_0 = 1$) are enabled. The $12/\overline{8}$ pin determines whether the output data is to be organized as two 8-bit words ($12/\overline{8}$ tied to DIGITAL COMMON) or a single 12-bit word ($12/\overline{8}$ tied to V_{LOGIC}). The $12/\overline{8}$ pin is not TTL-compatible and must be hard-wired to either V_{LOGIC} or DIGITAL COMMON. In the 8-bit mode, the byte addressed when A_0 is high contains the 4 LSBs from the conversion followed by four trailing zeroes. This organization allows the data lines to be overlapped for direct interface to 8-bit buses without the need for external three-state buffers.

It is not recommended that A_0 change state during a data read operation. Asymmetrical enable and disable times of the three-state buffers could cause internal bus contention resulting in potential damage to the AD574A.

An output signal, STS, indicates the status of the converter. STS goes high at the beginning of a conversion and returns low when the conversion cycle is complete.

CE	$\overline{\text{CS}}$	$\overline{\text{R/C}}$	$12/\overline{8}$	A_0	Operation
0	X	X	X	X	None
X	1	X	X	X	None
1	0	0	X	0	Initiate 12-Bit Conversion
1	0	0	X	1	Initiate 8-Bit Conversion
1	0	1	Pin 1	X	Enable 12-Bit Parallel Output
1	0	1	Pin 15	0	Enable 8 Most Significant Bits
1	0	1	Pin 15	1	Enable 4LSBs + 4 Trailing Zeroes

Table 1. AD574A Truth Table

TIMING

The AD574A is easily interfaced to a wide variety of microprocessors and other digital systems. The following discussion of the timing requirements of the AD574A control signals should provide the system designer with useful insight into the operation of the device.

CONVERT START TIMING – FULL CONTROL MODE

Symbol	Parameter	Min	Typ	Max	Units
t_{DSC}	STS Delay from CE			400	ns
t_{HEC}	CE Pulse Width	300			ns
t_{SSC}	\overline{CS} to CE Setup	300			ns
t_{HSC}	\overline{CS} Low During CE High	200			ns
t_{SRC}	R/C to CE Setup	250			ns
t_{HRC}	R/C Low During CE High	200			ns
t_{SAC}	A_0 to CE Setup	0			ns
t_{HAC}	A_0 Valid During CE High	300			ns
t_C	Conversion Time				
	8-Bit Cycle	10	24		μs
	12-Bit Cycle	15	35		μs

Figure 7 shows a complete timing diagram for the AD574A convert start operation. R/C should be low before both CE and \overline{CS} are asserted; if R/C is high, a read operation will momentarily occur, possibly resulting in system bus contention. Either CE or \overline{CS} may be used to initiate a conversion; however, use of CE is recommended since it includes one less propagation delay than \overline{CS} and is the faster input. In Figure 7, CE is used to initiate the conversion.




Figure 7. Convert Start Timing

Once a conversion is started and the STS line goes high, convert start commands will be ignored until the conversion cycle is complete. The output data buffers cannot be enabled during conversion.

Figure 8 shows the timing for data read operations. During data read operations, access time is measured from the point where CE and R/C both are high (assuming \overline{CS} is already low). If \overline{CS} is used to enable the device, access time is extended by 100ns.




Figure 8. Read Cycle Timing


In the 8-bit bus interface mode ($12/\overline{8}$ input wired to DIGITAL COMMON), the address bit, A_0 , must be stable at least 150ns prior to \overline{CE} going high and must remain stable during the entire read cycle. If A_0 is allowed to change, damage to the AD574A output buffers may result.

READ TIMING – FULL CONTROL MODE

Symbol	Parameter	Min	Typ	Max	Units
t_{DD}^1	Access Time (from CE)			200	ns
t_{HD}	Data Valid after CE Low	25			ns
t_{HL}^2	Output Float Delay			100	ns
t_{SSR}	\overline{CS} to CE Setup	150			ns
t_{SRR}	R/C to CE Setup	0			ns
t_{SAR}	A_0 to CE Setup	150			ns
t_{HSR}	\overline{CS} Valid After CE Low	50			ns
t_{HRR}	R/C High After CE Low	0			ns
t_{HAR}	A_0 Valid After CE Low	50			ns

¹ t_{DD} is measured with the load circuit of Figure 8 and defined as the time required for an output to cross 0.4V or 2.4V.


² t_{HL} is defined as the time required for the data lines to change 0.5V when loaded with the circuit of Figure 9.



a. High-Z to Logic 1

b. High-Z to Logic 0

Figure 9. Load Circuit for Access Time Test



a. Logic 1 to High-Z

b. Logic 0 to High-Z

Figure 10. Load Circuit for Output Float Delay Test

“STAND-ALONE” OPERATION

The AD574A can be used in a “stand-alone” mode, which is useful in systems with dedicated input ports available and thus not requiring full bus interface capability.

In this mode, CE and $12/\overline{8}$ are wired high, \overline{CS} and A_0 are wired low, and conversion is controlled by R/C. The three-state buffers are enabled when R/C is high and a conversion starts when R/C goes low. This allows two possible control signals – a high pulse or a low pulse. Operation with a low pulse is shown in Figure 11. In this case, the outputs are forced into the high-impedance state in response to the falling edge of R/C and return




Figure 11. Low Pulse for $\overline{R/C}$ – Outputs Enabled After Conversion

to valid logic levels after the conversion cycle is completed. The STS line goes high 600ns after R/C goes low and returns low 300ns after data is valid.

If conversion is initiated by a high pulse as shown in Figure 12, the data lines are enabled during the time when R/C is high. The falling edge of R/C starts the next conversion, and the data lines return to three-state (and remain three-state) until the next high pulse of R/C.




Figure 12. High Pulse for R/C – Outputs Enabled While R/C High, Otherwise High-Z

STAND-ALONE MODE TIMING

Symbol	Parameter	Min	Typ	Max	Units
t _{HRL}	Low R/C Pulse Width	250			ns
t _{DS}	STS Delay from R/C		600		ns
t _{HDR}	Data Valid After R/C Low	25			ns
t _{HL}	Output Float Delay		150		ns
t _{HS}	STS Delay After Data Valid	300	1000		ns
t _{HRH}	High R/C Pulse Width	300			ns
t _{DDR}	Data Access Time		250		ns

Usually the low pulse for R/C stand-alone mode will be used. Figure 13 illustrates a typical stand-alone configuration for 8086 type processors. The addition of the 74F/S374 latches improves bus access/release times and helps minimize digital feedthrough to the analog portion of the converter.




Figure 13. 8086 Stand-Alone Configuration

INTERFACING THE AD574A TO MICROPROCESSORS

The control logic of the AD574A makes direct connection to most microprocessor system buses possible. While it is impossible to describe the details of the interface connections for every microprocessor type, several representative examples will be described here.

GENERAL A/D CONVERTER INTERFACE CONSIDERATIONS

A typical A/D converter interface routine involves several operations. First, a write to the ADC address initiates a conversion. The processor must then wait for the conversion cycle to complete, since most ADCs take longer than one instruction cycle to complete a conversion. Valid data can, of course, only be read after the conversion is complete. The AD574A provides an output signal (STS) which indicates when a conversion is in progress. This signal can be polled by the processor by reading it through an

external three-state buffer (or other input port). The STS signal can also be used to generate an interrupt upon completion of conversion, if the system timing requirements are critical (bear in mind that the maximum conversion time of the AD574A is only 35 microseconds) and the processor has other tasks to perform during the ADC conversion cycle. Another possible time-out method is to assume that the ADC will take 35 microseconds to convert, and insert a sufficient number of "do-nothing" instructions to ensure that 35 microseconds of processor time is consumed.

Once it is established that the conversion is finished, the data can be read. In the case of an ADC of 8-bit resolution (or less), a single data read operation is sufficient. In the case of converters with more data bits than are available on the bus, a choice of data formats is required, and multiple read operations are needed. The AD574A includes internal logic to permit direct interface to 8-bit or 16-bit data buses, selected by connection of the 12/8 input. In 16-bit bus applications (12/8 high) the data lines (DB11 through DB0) may be connected to either the 12 most significant or 12 least significant bits of the data bus. The remaining four bits should be masked in software. The interface to an 8-bit data bus (12/8 low) is done in a left-justified format. The even address (A0 low) contains the 8MSBs (DB11 through DB4). The odd address (A0 high) contains the 4LSBs (DB3 through DB0) in the upper half of the byte, followed by four trailing zeroes, thus eliminating bit masking instructions.

It is not possible to rearrange the AD574A data lines for right-justified 8-bit bus interface.




Figure 14. AD574A Data Format for 8-Bit Bus

SPECIFIC PROCESSOR INTERFACE EXAMPLES

Z-80 System Interface

The AD574A may be interfaced to the Z-80 processor in an I/O or memory mapped configuration. Figure 15 illustrates an I/O mapped configuration. The Z-80 uses address lines A0-A7 to decode the I/O port address.




Figure 15. Z80-AD574A Interface

An interesting feature of the Z-80 is that during I/O operations a single wait state is automatically inserted, allowing the AD574A to be used with Z-80 processors having clock speeds up to 4MHz. For applications faster than 4MHz use the wait state generator in Figure 16. In a memory mapped configuration the AD574A may be interfaced to Z-80 processors with clock speeds of up to 2.5MHz.




Figure 16. Wait State Generator

IBM PC Interface

The AD574A appears in Figure 17 interfaced to the 4MHz 8088 processor of an IBM PC. Since the device resides in I/O space, its address is decoded from only the lower ten address lines and must be gated with AEN (active low) to mask out internal DMA cycles which use the same I/O address space. This active low signal is applied to \overline{CS} . \overline{IOR} and \overline{IOW} are used to initiate the conversion and read, and are gated together to drive the chip enable, CE. Because the data bus width is limited to 8 bits, the AD574A data resides in two adjacent addresses selected by A0.




Figure 17. IBM PC-AD574A Interface

Note: Due to the large number of options that may be installed in the PC, the I/O bus loading should be limited to one Schottky TTL load. Therefore, a buffer/driver should be used when interfacing more than two AD574As to the I/O bus.

8086 Interface

The data mode select pin ($12/\overline{8}$) of the AD574A should be connected to V_{LOGIC} to provide a 12-bit data output. To prevent possible bus contention, a demultiplexed and buffered address/data bus is recommended. In the cases where the 8-bit short conversion cycle is not used, A0 should be tied to digital common. Figure 18 shows a typical 8086 configuration.




Figure 18. 8086-AD574A with Buffered Bus Interface

For clock speeds greater than 4MHz wait state insertion similar to Figure 16 is recommended to ensure sufficient CE and R/\overline{C} pulse duration.

The AD574A can also be interfaced in a stand-alone mode (see Figure 13). A low-going pulse derived from the 8086's \overline{WR} signal logically ORed with a low address decode starts the conversion. At the end of the conversion, STS clocks the data into the three-state latches.

68000 Interface

The AD574, when configured in the stand-alone mode, will easily interface to the 4MHz version of the 68000 microprocessor. The 68000 R/\overline{W} signal combined with a low address decode initiates conversion. The UDS or LDS signal, with the decoded address, generates the \overline{DTACK} input to the processor, latching in the AD574A's data. Figure 19 illustrates this configuration.





Figure 19. 68000-AD574A Interface

FEATURES

Complete Serial Output 10-Bit A/D Converter with Reference, Clock and Comparator
30 μ s Conversion
No Missing Codes Over Temperature
Operates on +5V and -12V to -15V Supplies
Low Cost Monolithic Construction
Internal or External Clock
Triggered or Continuous Conversions
Short Cycle Capability

AD575 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The AD575 is a complete 10-bit successive-approximation analog-to-digital converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register (SAR) and serial interface on a single chip. No additional components are required to perform a full-accuracy 10-bit conversion in 30 μ s.

The AD575 incorporates the most advanced integrated circuit design and processing technology available. The successive approximation function is implemented with I²L (integrated injection logic). Laser trimming of the SiCr thin-film resistor ladder network at the wafer stage insures high accuracy, which is maintained with a temperature-compensated sub-surface zener reference.

Operating on supplies of +5V and -12V to -15V, the AD575 will accept full scale analog inputs of 0V to +10V, 0V to +20V, -5V to +5V or -10V to +10V. The rising edge of a positive pulse on the CONVERT line initiates the conversion cycle. Eleven pulses will appear at the CLOCK OUTPUT pin with data valid on the falling edges of the clock waveform. The data is presented serially beginning with the MSB which is valid on the falling edge of the second clock pulse. The part may be programmed to perform 8-bit conversions or short cycled to 2-, 4-, 6- or 8-bit word lengths. \overline{EOC} indicates that conversion is complete. The AD575 may be synchronized to an external clock if desired.

The AD575 is available in two versions for the 0 to +70°C temperature range, the AD575J and AD575K. The AD575S guarantees ± 1 LSB relative accuracy and no missing codes from -55°C to +125°C.

*Protected by U.S. Patent Nos. 3,940,760; 4,400,689; and 4,400,690.

Two package types are available. All versions are offered in a 14-pin hermetically-sealed ceramic DIP. The AD575J and AD575K are also available in a 14-pin plastic DIP.

PRODUCT HIGHLIGHTS

1. The AD575 is a complete 10-bit A/D converter. No external active components or control signals are required to perform a conversion.
2. The serial output of the AD575 allows a wide range of microprocessor interfacing and data transmission possibilities.
3. The device offers true 10-bit relative accuracy and exhibits no missing codes over its entire operating temperature range.
4. The AD575 adapts to unipolar or bipolar analog inputs by grounding or opening a single pin.
5. Performance is guaranteed with +5V and -12V or -15V supplies.
6. The AD575 can be synchronized to an external clock.
7. Conversions can be initiated externally or internally.
8. The AD575 can be short-cycled to 8 bits by pin programming.
9. The Short Cycle and Terminate feature allows the user to program conversions of 2, 4, 6 or 8 bits.

SPECIFICATIONS (@ 25°C, V+ = +5V, V- = -12V or -15V, unless otherwise noted)

	AD575J			AD575K			AD575S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION For Which No Missing Codes is Guaranteed T _{min} to T _{max}	10 9			10 10			10 10			Bits Bits
UNIPOLAR OFFSET T _{min} to T _{max}			±2 ±2			±1 ±1			±2 ±2	LSB LSB
BIPOLAR ZERO T _{min} to T _{max}			±2 ±2			±1 ±1			±2 ±2	LSB LSB
GAIN ERROR ¹		±2				±2			±2	LSB
GAIN DRIFT ² T _{min} to +25°C +25°C to T _{max}			±2 ±4			±1 ±2			±5 ±5	LSB LSB
RELATIVE ACCURACY ³ T _{min} to T _{max}			±1 ±1			±1/2 ±1/2			±1 ±1	LSB LSB
POWER SUPPLY REJECTION ⁴ Positive Supply: +4.5V ≤ V+ ≤ +5.5V Negative Supply: -15.75V ≤ V- ≤ -14.25V -12.6V ≤ V- ≤ -11.4V			±2 ±2 ±2			±1 ±1 ±1			±2 ±2 ±2	LSB LSB LSB
ANALOG INPUT IMPEDANCE Pin 1, Pin 2	6	10	14	6	10	14	6	10	14	kΩ
ANALOG INPUT RANGES Unipolar Bipolar	0 to 10 0 to 20 -5 to +5 -10 to +10			0 to 10 0 to 20 -5 to +5 -10 to +10			0 to 10 0 to 20 -5 to +5 -10 to +10			V V V V
OUTPUT CODING Unipolar Bipolar	NEGATIVE TRUE BINARY NEGATIVE TRUE OFFSET BINARY			NEGATIVE TRUE BINARY NEGATIVE TRUE OFFSET BINARY			NEGATIVE TRUE BINARY NEGATIVE TRUE OFFSET BINARY			
LOGIC OUTPUTS (T _{min} to T _{max}) V _{OL} @ I _{SINK} = 3.2mA V _{OH} @ I _{SOURCE} = 0.5mA	0 2.4		0.4 5.0	0 2.4		0.4 5.0	0 2.4		0.4 5.0	V V
LOGIC INPUTS (T _{min} to T _{max}) I _{NH} @ V _{IN} = 5V ⁵ I _{NL} @ V _{IN} = 0V ⁵ V _{INH} V _{INL}	-800 2.0 0		+50 5.5 0.8	-800 2.0 0		+50 5.5 0.8	-800 2.0 0		+50 5.5 0.8	μA μA V V
CONVERSION TIME (T _{min} to T _{max}) Internal Clock External Clock	10 25	20	30	10 25	20	30	10 25	20	30	μs μs
POWER SUPPLY V+ V-	+4.5 -11.4		+5.5 -15.75	+4.5 -11.4		+5.5 -15.75	+4.5 -11.4		+5.5 -15.75	V V
OPERATING CURRENT V+ V-		15 9	25 15		15 9	25 15		15 9	25 15	mA mA

NOTES

¹Gain Error is specified with a 15Ω resistor in series with the 10V input (Pins 1 and 2 tied together) or a 30Ω resistor in series with the 20V input (Pin 1 with Pin 2 tied to analog common).

Gain Error is guaranteed trimmable to zero (see text).

²The gain drift is calculated from gain measurements at the extremes of the temperature range under consideration.

³Relative Accuracy, also referred to as Integral Linearity, is defined as the deviation of the code transition points from the ideal transfer points on a straight line from zero to full-scale. It is also a measure of the error which remains when offset and full scale errors are trimmed to zero in an application.

⁴Measured at full scale.

⁵These specifications apply to the CONV, XCL, and SCAT inputs. CL_I is hardwired to DGND or +V_S in most applications. Typically I_{NH} = +350μA and I_{NL} = 120μA for the CL_I input.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common	0 to +7V
V- to Digital Common	0 to -16.5V
Analog Common to Digital Common	±1V
Analog Inputs	(V-) -0.3V to +22V
Control Inputs	0 to V+
Power Dissipation	800mW

NOTE

All pins must be kept more positive than (V-) - 0.3V.

FUNCTIONAL DESCRIPTION

A block diagram of the AD575 is shown in Figure 1. A conversion is initiated by a positive pulse on the CONVERT line. EOC goes high within 150ns indicating that a conversion has started. The internal 10-bit current-output DAC is sequenced by the successive approximation register (SAR) from most significant bit to least significant bit to provide an output current which accurately balances the input signal current through the 10kΩ input resistor(s). The comparator determines whether the addition of each successively-weighted bit current causes the DAC current to be higher or lower than the input current. If the sum is less the bit is left on (\overline{DO} set low). If the sum is more, the bit is turned off (\overline{DO} set high). The result of each bit decision is passed to \overline{DO} on the rising edge of CO.




Figure 1. AD575 Functional Block Diagram

AD575 ORDERING GUIDE

Model	Package Options*	Temperature Range-°C	Relative Accuracy
AD575JN	N-14	0 to +70	±1LSB max
AD575KN	N-14	0 to +70	±1/2LSB max
AD575JD	D-14	0 to +70	±1LSB max
AD575KD	D-14	0 to +70	±1/2LSB max
AD575SD	D-14	-55 to +125	±1LSB max

*See Section 13 for package outline information.




Figure 2. AD575 Pin Connections

After all bits have been tested, the DAC output current will match the input signal current to within 0.05% (1/2LSB). \overline{EOC} returns low after the final bit decision to indicate that the AD575 has been reset and is ready to perform a new conversion. The output data stream can be synchronized to an external clock using the XCL input and short cycled to any desired word length using the \overline{SCAT} line.

The AD575 contains all the active components required to perform a complete A/D conversion. Thus, for many applications, all that is necessary is to connect the power supplies (+5V and -12V or -15V), and the analog input. The pinout is shown in Figure 2.

ANALOG INPUT CONNECTIONS

The AD575 can be configured for unipolar or bipolar operation on 10V span or 20V span input signals. The appropriate input range is selected by connecting pins 2 and 14 according to the table of Figure 3.

The AD575's low offset and gain errors (shown in the Specifications) are adequate for most applications. For these cases, a fixed gain resistor (R2 in Figure 3) is the only external component, in addition to any power supply decoupling that may be required. Pins 3 and 13 should be connected directly together.

Figure 3 shows a trimming circuit that can be used to adjust the offset to zero, using the appropriate value of the R1 potentiometer as shown in the table. If gain trim is required, R2 should also be replaced by the appropriate potentiometer as shown in the table.

ANALOG INPUT RANGE	CONNECTIONS PIN 2	PIN 14	COMPONENTS R1 (OFFSET)	R2 (GAIN)
0V TO +10V	PIN 1	PIN 13	10 Ω	15 Ω FIXED OR 50 Ω POT
0V TO +20V	PIN 3	PIN 13	20 Ω	30 Ω FIXED OR 100 Ω POT
-5V TO +5V	PIN 1	OPEN	10 Ω	15 Ω FIXED OR 50 Ω POT
-10V TO +10V	PIN 3	OPEN	20 Ω	30 Ω FIXED OR 100 Ω POT




Figure 3. AD575 Input Circuit Showing Offset and Gain Adjustment

UNIPOLAR MODE OPERATION

In unipolar mode, the nominal location of the low side transition of the first code (111111110) occurs at an input voltage of +1LSB (10mV for the 10V span, 20mV for the 20V span). The offset error of the AD575 can be trimmed out, if required, by applying an input voltage of +1LSB to the analog input and adjusting R1 until the low side transition of the first code occurs.

If the Gain Error needs to be trimmed, the gain resistor should be replaced with a potentiometer according to Figure 3. The nominal location of the low side transition of the full scale code (000000000) in unipolar mode is full scale minus 1LSB (9.99V for 10V span, 19.98V for 20V span). Once the offset has been adjusted, the full scale range can be set by adjusting the gain potentiometer.

BIPOLAR CONNECTION

If the bipolar offset control (pin 14) is left open, the AD575 will accept bipolar input voltages with 0V as the nominal bipolar zero point. The input voltage corresponding to the low side transition of the mid-scale code (011111111) is $-1/2\text{LSB}$ (-5mV for 10V spans and -10mV for 20V spans). The nominal location of the code transitions are therefore offset by $1/2\text{LSB}$ as shown in Figure 4. This offset may be adjusted using the trim scheme shown in Figure 3 with a $1.2\text{k}\Omega$ resistor in place of the $1\text{k}\Omega$ resistor shown.




Figure 4. AD575 Transfer Characteristic (Bipolar Operation)

The gain error should be adjusted after any offset adjustment. An input voltage of full scale minus $1/2\text{LSB}$ s is applied (4.985V for -5V to $+5\text{V}$ range, 9.971V for -10V to $+10\text{V}$ range) and R2 is adjusted until the low-side transition of the full scale code (000000000) occurs.

The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 5.




Figure 5. Bipolar Offset Controlled by Logic Gate

CONTROL AND TIMING OF THE AD575

The AD575 has a flexible control architecture which supports several operating modes. It can provide its own clock or it can be synchronized to an external clock. Conversions can be initiated externally, or the part can perform continuous conversions yielding a stream of output data. In addition, the AD575 can be short-cycled to any of several convenient data word lengths to tailor the output to the specific input requirements of the system. Figure 6 shows the control logic diagram of the AD575. The four inputs which control the operation of the AD575 are CONV (convert), $\overline{\text{CLI}}$ (clock inhibit), XCL (external clock), and $\overline{\text{SCAT}}$ (short cycle and terminate). Three outputs are provided: $\overline{\text{DO}}$ (Data Out), CO (Clock Out), and $\overline{\text{EOC}}$ (End of Conversion).

EXTERNALLY INITIATED CONVERSIONS

Figure 7 is the timing diagram which illustrates the operation of the AD575 with an externally applied convert signal. Conversions are initiated by a positive-going pulse applied to the CONV input. This pulse should be at least 250ns wide and should return low before $\overline{\text{EOC}}$ returns low to prevent the initiation of a second conversion. If the internal clock is used, the clock will start on the rising edge of the convert start pulse. If an external clock is used, the falling edge of the clock must occur no earlier than 900ns following the rising edge of the convert command.

INTERNAL CLOCK MODE

The AD575 can be configured for internal clock operation by tying $\overline{\text{CLI}}$ and XCL to +5V. CO (clock output) provides the necessary synchronizing information in this mode. Data is transferred to $\overline{\text{DO}}$ on the rising clock edge and is stable on the falling edge. The duty cycle of the CO waveform in this mode will be in the range of 30% to 70%.

EXTERNAL CLOCK MODE

When $\overline{\text{CLI}}$ is connected to digital common, an external clock can be applied to XCL. The external clock should have a maximum frequency of 450kHz with a minimum of 900ns in the high or low phase. Arbitrarily slow clocks may be used as long as these




Figure 6. AD575 Control Logic Diagram

minimum high and low periods are observed. Conversion time will increase as clock frequency decreases. Each data bit will be stable within 150ns of the rising edge of the associated external clock pulse and will remain stable until the rising edge of the subsequent clock pulse. Data is guaranteed to be stable on the falling edge of the clock pulse.

The state of the $\overline{\text{DO}}$ output during the first clock period is undefined but it is stable until the rising edge of the second clock period. The MSB appears at $\overline{\text{DO}}$ during the second clock period. The subsequent data bits are then clocked out until the N^{th} bit or LSB is clocked out on the $(N+1)^{\text{th}}$ clock pulse. $\overline{\text{EOC}}$ returns low within 150ns of the rising edge of this final clock pulse. In internal clock mode, the output clock pulse associated with the LSB is shorter than the others but the LSB is guaranteed to be stable on the falling edge of this pulse. The LSB will remain stable until a new conversion is initiated. The value of N will be 10 unless the conversion has been short cycled (see "short cycle and terminate" text).




Figure 7. Externally Initiated Conversions




Figure 8. Continuous Conversion Mode (CONV. Held High)

CONTINUOUS CONVERSIONS

Figure 8 is the timing diagram associated with the continuous conversion mode of operation. If CONV is high when \overline{EOC} goes low, another conversion will begin immediately. \overline{EOC} will be set (high) following the falling edge of the $(N + 1)^{st}$ CO pulse and conversion commences with the rising edge of the next CO pulse. The $(N + 1)^{st}$ CO pulse is not shortened in this mode. If CONVERT is held high the AD575 will put out a continuous stream of conversions, punctuated by \overline{EOC} which will mark the last clock pulse of a conversion. \overline{EOC} will remain low until the falling edge of CO, the output clock, in this mode. Therefore, the rising edge of \overline{EOC} may be used to signal that conversion is complete and that data is transferred. This sequence is useful for initiating parallel dumps from a serially loaded shift register.

SHORT CYCLE AND TERMINATE

For normal 10-bit operation, the Short Cycle and Terminate (\overline{SCAT}) line should be tied high. If 8-bit conversions are required, \overline{SCAT} should be tied low. In this mode, \overline{EOC} will go low after the rising edge of the ninth clock pulse to indicate that the eighth and final data bit is valid. This mode is useful when parallel loads to 8-bit data buses are desired since it avoids the complication of suppressing the 9th and 10th data bits.

Conversions of 2, 4, 6 or 8 bits can be performed by pulling \overline{SCAT} low during the negative clock phase prior to the positive

clock associated with the desired LSB. Figure 9 illustrates the timing associated with this mode of operation. For example, to terminate the conversion after six data bits, \overline{SCAT} should be driven low during the negative clock phase following the sixth clock pulse. \overline{EOC} will then go low following the rising edge of the seventh clock pulse to indicate that the sixth and final data bit is valid.

This terminate feature can also be used to program conversions of 1, 3, 5, 7 or 9 bits. However, the conversion immediately following a conversion of an odd number of data bits will be spurious. All subsequent conversions will be normal until the conversion following another odd data word length conversion.

The negative edge of the \overline{SCAT} signal should always occur during the negative phase of a clock cycle and it should be held low for a minimum of 900ns. \overline{SCAT} may be held low into the next conversion but it must be restored high at least one clock cycle prior to being used to terminate a conversion. If \overline{SCAT} is not restored high prior to the eighth clock pulse, \overline{EOC} will go low and an 8-bit short cycle will occur. Care should be taken not to pulse \overline{SCAT} from high to low between conversions (when \overline{EOC} is low). This would initiate a terminate sequence which will execute on the rising edge of the first clock pulse following the next Convert command.




Figure 9. Short Cycle and Terminate Operation

Parameter	Symbol	Min	Typ	Max	Units
EXTERNALLY-INITIATED CONVERSIONS					
Convert Pulse Width	t_{CS}	300			ns
Convert to \overline{EOC} Delay	t_{DCS}		150		ns
CO LSB Clock Pulse Width	t_{WL}	400			ns
XCL to \overline{EOC} Reset	t_{DSX}	50	150		ns
\uparrow CO to \downarrow \overline{EOC} Reset Delay	t_{DSI}	20	150		ns
CONTINUOUS CONVERSIONS					
\uparrow XCL to \downarrow \overline{EOC} Reset Delay	t_{DCL}	50	150		ns
\downarrow XCL to \uparrow \overline{EOC} Delay	t_{DCH}	50	1000		ns
INTERNAL CLOCK TIMING					
Conversion Time	t_{CC}	10	20	30	μ s
CO to \overline{DO} Output Delay	t_{DDI}	-100		+100	ns
EXTERNAL CLOCK TIMING					
Conversion Time	t_{CC}	25			μ s
\uparrow XCL to \overline{DO} Output	t_{DZX}	30	150		ns
XCL to CO Output	t_{DXC}	30	160		ns
\uparrow Convert to \downarrow XCL Set-Up Time	t_{DCC}	900			ns
XCL Period	t_{CE}	2.2			μ s
XCL High	t_{CH}	900			ns
XCL Low	t_{CL}	900			ns
SHORT CYCLE TIMING					
SCAT Pulse Width	t_{SCW}	900			ns

Table 1. AD575 Timing Specifications

SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD575

Many data acquisition systems for digitizing rapidly changing signals require a sample-and-hold amplifier (SHA) in front of the A/D converter. A SHA can be used to accurately define the exact point in time at which the signal is sampled. A SHA can also serve as a high input-impedance buffer for the AD575.

Figure 10 shows the AD575 connected to the AD585 monolithic SHA. In this configuration, the AD585 will acquire a 10V signal in less than 2 μ s and droop less than 1mV/ms using the on-chip hold capacitor.

\overline{EOC} goes high after the conversion is initiated to indicate that a conversion is underway. In Figure 10 it is also used to put the AD585 into the hold mode while the AD575 begins its conversion cycle. (The AD585 output settles to final value well in advance of the first comparator decision within the AD575.) \overline{EOC} goes low when the conversion is complete placing the AD585 back in the sample mode.

Configured as shown in Figure 10, the next conversion can be initiated after a 2 μ s delay to allow for signal acquisition by the AD585.




Figure 10. AD575 to AD585 Sample and Hold Interface

SUPPLY DECOUPLING AND LAYOUT

For proper operation, the AD575's power supplies should be free from high-frequency noise. The stability of the transfer function is especially sensitive to noise on the V- supply. Noise on the V+ supply can also propagate to the digital outputs.

If decoupling is required, tantalum capacitors are suggested. Best results will be obtained if the capacitors are connected directly to the appropriate pins of the AD575. Decoupling capacitors for V- should be connected between pin 4 and Analog Common (pin 3). Decoupling capacitors for V+ should be connected between pin 12 and Digital Common (pin 13).

Good circuit layout practice suggests that the AD575 and its associated analog input circuitry be kept separate from system logic circuitry to avoid unwanted interactions.

GROUNDING CONSIDERATIONS

The AD575 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as ± 200 mV of common-mode voltage between the two commons. The absolute maximum voltage rating between the two commons is ± 1 V. A parallel pair of back-to-back protection diodes should be connected between the commons if they are not connected locally.

In normal operation, the Analog Common terminal may generate transient currents of up to 2mA during a conversion. In addition, a static current of about 2mA will flow into Analog Common in the unipolar mode after a conversion is complete. The Analog Common current will be modulated by the variations in input signal.

AD575 TO 8085 INTERFACE

The 8085 has both serial output (SOD) and serial input (SID) capability. A simple 3 hardware line interface can be constructed between the AD575 and 8085. These leads can be opto-coupled in order to establish galvanic isolation between the two devices as shown in Figure 11.

The software routine in Table II will read a complete 10-bit data word from the AD575 in 180 μ s (3MHz 8085). The software generates the clock for the AD575 in order to synchronize the data output with the 8085 serial read operation.

The DATA procedure loads appropriate constants into the 8085 registers and initiates the conversion. The CONV procedure assumes that the AD575 clock was in the high state when the CONVERT pulse was generated (upon completion, this sample routine leaves the SOD line in the appropriate state to insure this). A low clock pulse is generated, and the data bit is read into the MSB of the accumulator. The data bit is then shifted into the LSB of the temporary register (L), the clock is set high, and the procedure is repeated.

After the loop has executed three times, a logical AND is performed to set the first bit (the undefined bit) to zero, and the result is placed into the high byte (H) register. The loop counter is then reset, and the CONV procedure is executed 8 more times. Upon completion of the sample routine, 10 bits of right-justified data will reside in the HL register pair.

Note that the opto-isolators invert the clock and data lines. If these are not used (no inversion present), the constants in the D and E registers should be swapped, a CMA instruction should be inserted after the RIM instruction, and an inverter should be connected between the address decoder and the CONVERT pin. Also, the results of the first pass through the routine should be ignored following power up and reset cycles to insure that the AD575 has been reset.

LABEL	MNEMONIC	OPERAND	COMMENT
DATA	MVI	B,03	Set inner loop counter to 3
	MVI	C,02	Set outer loop counter to 2
	MVI	D,CO	Setup register D for clock low
	MVI	E,40	Setup register E for clock high
	MVI	H,10	AD575 address location
	MVI	L,00	Clear temp register
	MOV	M,B	Generate CONVERT pulse
CONV	MOV	A,D	Setup ACC for clock low
	SIM		Output clock low
	RIM		Read AD575 data bit into ACC
	RAL		Shift data bit into Carry
	MOV	A,L	Move temp to ACC
	RAL		Shift data bit from Carry to ACC
	MOV	L,A	Replace temp
	MOV	A,E	Setup ACC for clock high
	SIM		Output clock high
	DCR	B	Decrement inner loop counter
	JNZ	CONV	Repeat CONV until done
	DCR	C	Decrement outer loop counter
JZ	DONE	Skip to DONE on 2nd pass	
MOV	A,L	Move temp to ACC	
ANI	03	Mask undefined bit	
MOV	H,A	Store temp in H register	
MVI	B,0B	Set inner loop counter to 8	
JMP	CONV	Repeat CONV for 8 LSBs	
DONE	RET		10 bits of right-justified data now reside in HL; return

Table II. Sample Assembly Code for AD575 to 8085 Isolated Interface




Figure 11. AD575 to 8085 Isolated Interface

FEATURES

Performance

Complete 12-Bit A/D Converter with Reference and Clock

Fast Conversion: 3 μ s (max)

Buried Zener Reference for Long Term Stability and Low Gain T.C.: ± 30 ppm/ $^{\circ}$ C max

Max Nonlinearity: $< \pm 0.012\%$

No Missing Codes Over Temperature

Low Power: 875mW

Hermetic Package Available

Available to MIL-STD-883

Versatility

Positive-True Parallel or Serial Logic Outputs


Short Cycle Capability

Precision +10V Reference for External Applications

Adjustable Internal Clock

"Z" Models for ± 12 V Supplies

AD578 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The AD578 is a high speed 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12-bit monolithic DAC to provide superior performance and versatility with IC size, price and reliability.

Important performance characteristics of the AD578 include a maximum linearity error at +25 $^{\circ}$ C of $\pm 0.012\%$, maximum gain temperature coefficient of ± 30 ppm/ $^{\circ}$ C, typical power dissipation of 875mW and maximum conversion time of 3 μ s.

The fast conversion speeds of 3 μ s (L grade) 4.5 μ s (K, T grades) and 6 μ s (J, S grades) make the AD578 an excellent choice in a variety of applications where system throughput rates from 166kHz to 333kHz are required. In addition, it may be short cycled to obtain faster conversion speeds at lower resolutions.

The design of the AD578 includes scaling resistors that provide analog input signal ranges of ± 5 V, ± 10 V, 0 to +10V or 0 to +20V. Adding flexibility and value is the +10V precision reference which can be used for external applications.

The AD578 is available with either the polymer seal (N) for use in benign environmental applications or hermetic solder-seal (D) for more harsh or rigorous surroundings. Both are contained in a 32-pin side-brazed, ceramic DIP.

The AD578S, T are available processed to MIL-STD-883 Level B, Method 5008.

PRODUCT HIGHLIGHTS

1. The AD578 is a complete 12-bit A/D converter. No external components are required to perform a conversion.
2. The fast conversion rate of the AD578 makes it an excellent choice for high speed data acquisition and digital signal processing applications.
3. The internal buried zener reference is laser trimmed to 10.00V $\pm 1.0\%$ and ± 15 ppm/ $^{\circ}$ C typical T.C. The reference is available for external use and can provide up to 1mA.
4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
5. The component count is minimized, resulting in low bond wire and chip count and high MTBF.
6. Short cycle and external clock capabilities are provided for applications requiring faster conversion speeds and/or lower resolutions.
7. The integrated package construction provides high quality and reliability with small size and weight.

SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

Model	AD578J	AD578K	AD578L	AD578SD ¹	AD578TD ¹
RESOLUTION	12 Bits	*	*	*	*
ANALOG INPUTS					
Voltage Ranges					
Bipolar	± 5.0V, ± 10V	*	*	*	*
Unipolar	0 to + 10V, 0 to + 20V	*	*	*	*
Input Impedance					
0 to + 10V, ± 5V	5kΩ	*	*	*	*
± 10V, 0 to + 20V	10kΩ	*	*	*	*
DIGITAL INPUTS					
Convert Command ²	1LSTTL Load	*	*	*	*
Clock Input	1LSTTL Load	*	*	*	*
TRANSFER CHARACTERISTICS					
Gain Error ^{3,4}	± 0.1% FSR, ± 0.25% FSR max	*	*	*	*
Unipolar Offset ⁴	± 0.1% FSR, ± 0.25% FSR max	*	*	*	*
Bipolar Error ^{4,5}	± 0.1% FSR, ± 0.25% FSR max	*	*	*	*
Linearity Error, 25°C	± 1/2LSB max	*	*	*	*
T _{min} to T _{max}	± 3/4LSB	*	*	± 3/4LSB max	± 3/4LSB max
DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed)					
+ 25°C	12 Bits	*	*	*	*
T _{min} to T _{max}	12 Bits	*	*	*	*
POWER SUPPLY SENSITIVITY					
+ 15V ± 10%	0.005%/°ΔV _S max	*	*	*	*
- 15V ± 10%	0.005%/°ΔV _S max	*	*	*	*
+ 5V ± 10%	0.005%/°ΔV _S max	*	*	*	*
TEMPERATURE COEFFICIENTS					
Gain					
	± 15ppm/°C typ	*	*	*	*
	± 30ppm/°C max	*	*	± 50ppm/°C max	± 30ppm/°C max
Unipolar Offset					
	± 3ppm/°C typ	*	*	*	*
	± 10ppm/°C max	*	*	± 15ppm/°C max	± 10ppm/°C max
Bipolar Offset					
	± 8ppm/°C typ	*	*	*	*
	± 20ppm/°C max	*	*	± 25ppm/°C max	± 20ppm/°C max
Differential Linearity					
	± 2ppm/°C typ	*	*	*	*
CONVERSION TIME^{6,7,8}(max)					
	6.0μs	4.5μs	3μs	6.0μs	4.5μs
PARALLEL OUTPUTS					
Unipolar Code	Binary	*	*	*	*
Bipolar Code	Offset Binary/Two's Complement	*	*	*	*
Output Drive	2LSTTL Loads	*	*	*	*
SERIAL OUTPUTS (NRZ FORMAT)					
Unipolar Code					
	Binary/Complementary Binary	*	*	*	*
Bipolar Code					
	Offset Binary/Comp. Offset Binary	*	*	*	*
Output Drive					
	2LSTTL Loads	*	*	*	*
END OF CONVERSION (EOC)					
Logic "1" During Conversion		*	*	*	*
Output Drive	8LSTTL Loads	*	*	*	*
INTERNAL CLOCK⁸					
Output Drive	2LSTTL Loads	*	*	*	*
INTERNAL REFERENCE					
Voltage					
	10.000 ± 100mV	*	*	*	*
Drift					
	± 12ppm/°C, ± 20ppm/°C max	*	*	*	*
External Current					
	± 1mA max	*	*	*	*
POWER SUPPLY REQUIREMENTS⁹					
Range for Rated Accuracy					
	4.75 to 5.25 and ± 13.5 to ± 16.5	*	*	*	*
Supply Current + 15V					
	3mA typ, 8mA max	*	*	*	*
- 15V					
	22mA typ, 35mA max	*	*	*	*
+ 5V					
	100mA typ, 140mA max	*	*	*	*
Power Dissipation					
	875mW typ	*	*	*	*
TEMPERATURE RANGE					
Operating					
	0 to + 70°C	*	*	- 55°C to + 125°C	- 55°C to + 125°C
Storage					
	- 55°C to + 150°C	*	*	- 65°C to + 150°C	- 65°C to + 150°C

NOTES

¹Available to MIL-STD-883, Level B. See ADI Military Products Databook for detail specifications.

²Positive pulse 200ns wide (min) leading edge (0 to 1) resets outputs. Trailing edge initiates conversion.

³With 50Ω, 1% fixed resistor in place of gain adjust potentiometer.

⁴Adjustable to zero.

⁵With 50Ω, 1% resistor between Ref Out and Bipolar Offset (Pins 24 & 26).

⁶Conversion time is defined as the time between the falling edge of convert start and the falling edge of the EOC.

⁷Each grade is specified at the conversion speed shown.

⁸Externally adjustable by a resistor or capacitor (see Figure 7).

⁹For "Z" models order AD578ZJ, ZK, ZL (± 11.6V to ± 16.5V).

*Specifications same as AD578J.

Specifications subject to change without notice.

THEORY OF OPERATION




Figure 1. AD578 Functional Diagram and Pinout

The AD578 is a complete pretrimmed 12-bit A/D converter which requires no external components to provide the successive-approximation analog-to-digital conversion function. A block diagram of the AD578 is shown in Figure 1.

When the control section is commanded to initiate a conversion it enables the clock and resets the successive-approximation register (SAR). The SAR, timed by the clock, sequences through the conversion cycle and returns an end-of-convert flag to the control section. The control section disables the clock and brings the output status flag low. The parallel data bits become valid on the rising edge of the clock pulse starting with t_1 and ending with t_{12} (Figure 2), and accurately represent the input signal to within $\pm 1/2\text{LSB}$.


The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts $\pm 1.0\%$, it is buffered and can supply up to 1.0mA to an external load in addition to the current required to drive the reference input resistor (0.5mA) and bipolar offset resistor (1mA). The thin-film application resistors are trimmed to match the full scale output current of the DAC. There are two 5kΩ input scaling resistors to allow either a 10 volt or 20 volt span. The 10kΩ bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt reference for bipolar operation.

UNIPOLAR CALIBRATION

The AD578 is intended to have a nominal 1/2LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 0000 0000 0000 to 0000 0000 0001) will occur for an input level of $+1/2\text{LSB}$ (1.22mV for 10V range).

If pin 26 is connected to pin 30, the unit will behave in this manner, within specifications. Refer to Table I and Figure 3 for further clarification. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately $\pm 25\text{mV}$ of offset trim range.

The full scale trim is done by applying a signal 1/2LSB below the nominal full scale (9.9963V for a 10V range). Trim R2 to give the last transition (1111 1111 1110 to 1111 1111 1111).



CLOCK
INTERNAL: CONNECT CLOCK OUT (18) TO CLOCK IN (19)
EXTERNAL: CONNECT EXTERNAL CLOCK TO CLOCK IN (19)
CLOCK SHOULD BE AT LEAST 30% DUTY CYCLE WITH
MINIMUM PERIOD, T_{MIN} OF 100ns.

NOTE
*THE RISING EDGE OF CONVERT START PULSE RESETS THE MSB TO ZERO,
AND THE LSBs TO ONE. THE TRAILING EDGE INITIATES CONVERSION.

Figure 2. AD578 3μs Timing Diagram




Figure 3. Unipolar Input Connections

BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 4. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient the 100Ω trimmer shown can be replaced by a 50Ω ± 1% fixed resistor. The analog input is applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal 1/2LSB above negative full scale (-4.9988V for the ±5V range) is applied, and R1 is trimmed to give the first transition (0000 0000 0000 to 0000 0000 0001). Then a signal 1/2LSB below positive full scale (+4.9963V for the ±5V range) is applied and R2 trimmed to give the last transition (1111 1111 1110 to 1111 1111 1111).




Figure 4. Bipolar Input Connections

LAYOUT CONSIDERATION

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point

and the ground pin of the AD578. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD578's supply terminals should be capacitively decoupled as close to the AD578 as possible. A large value capacitor such as 10μF in parallel with a 0.1μF capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Digital GND pin.




Figure 5. Basic Grounding Practice

To minimize noise the reference output (pin 24) should be decoupled by a 6.8μF capacitor to pin 30.

CLOCK RATE CONTROL

The internal clock is preset to a nominal conversion time of 5.6μs. It can be adjusted for either faster or slower conversions. For faster conversion connect the appropriate % resistor between pin 17 and pin 18 and short pin 18 to pin 19.

For slower conversions connect a capacitor between pin 15 and pin 17.

The curves in Figure 6 characterize the conversion time for a given resistor or capacitor connection.

Note: 12-bit operation with no missing codes is not guaranteed when operating in this mode if a particular grade's conversion speed specification has been exceeded.

Short Cycle Input – A Short Cycle Input, pin 14, permits the timing cycle shown in Figure 2 to be terminated after any number of desired bits has been converted, allowing somewhat shorter conversion times in applications not requiring full 12-bit resolution. Short cycle pin connections and associated maximum 12-, 10-, and 8-bit conversion times are summarized in Table II.

Analog Input – Volts (Center of Quantization Interval)				Digital Output Code (Binary For Unipolar Ranges; Offset Binary for Bipolar Ranges)	
0 to +10V Range	0 to +20V Range	-5V to +5V Range	-10V to +10V Range	B1 (MSB)	B12 (LSB)
+9.9976	+19.9951	+4.9976	+9.9951	1	111111111111
+9.9952	+19.9902	+4.9952	+9.9902	1	111111111110
⋮	⋮	⋮	⋮	⋮	⋮
+5.0024	+10.0049	+0.0024	+0.0049	1	000000000001
+5.0000	+10.0000	+0.0000	+0.0000	1	000000000000
⋮	⋮	⋮	⋮	⋮	⋮
+0.0024	+0.0051	-4.9976	-9.9951	0	000000000001
+0.0000	+0.0000	-5.0000	-10.0000	0	000000000000

Table I. Digital Output Codes vs. Analog Input for Unipolar and Bipolar Ranges




Figure 6. Conversion Times vs. R or C Values

Resolution (Bits)	12	10	8
Connect Pin 14 to Pin	16	2	4
Conversion Speed (µs)	3	2.5	2

Table II. Short Cycle Connections

External Clock – An external clock may be connected directly to the clock input, pin 19. When operating in this mode, the convert start should be held high for a minimum of one clock period in order to reset the SAR and synchronize the conversion cycle. A positive going pulse width of 100 to 200 nanoseconds will provide a continuous string of conversions that start on the first rising edge of the external clock after the EOC output has gone low.

External Buffer Amplifier – In applications where the AD578 is to be driven from high impedance sources or directly from an analog multiplexer a fast slewing, wideband op amp like the AD711 should be used.




Figure 7. Input Buffer

MICROPROCESSOR INTERFACING

The 3µs conversion times of the AD578 suggests several different methods of interface to microprocessors. In systems where the AD578 is used for high sampling rates on a single signal which is to be digitally processed, CPU-controlled conversion may be inefficient due to the slow cycle times of most microprocessors. It is generally preferable to perform conversions independently, inserting the resultant digital data directly into memory. This can be done using direct memory access (DMA) which is totally transparent to the CPU. Interface to user-designed DMA hardware

is facilitated by the guaranteed data validity on the falling edge of the EOC signal.

In many multichannel data acquisition systems, the processor spends a good deal of time waiting for the ADC to complete its cycle. Converters with total conversion times of 25µs to 100µs are not slow enough to justify use of interrupts, nor fast enough to finish converting during one instruction and are usually timed out with loops, or continuously polled for status. The AD578 allows the microprocessor to time out the converter with just a few dummy instructions. For example, an 8085 system running at a 5MHz clock rate will time out an AD578 by pushing a register pair onto the stack and popping the same pair back off the stack. Such a time-out routine only occupies two bytes of program memory but requires 22 clock cycles (4.4µs). The time saved by not having to wait for the converter allows the processor to run much more efficiently particularly in multichannel systems.

3




Figure 8. AD578-8085A Interface Connections

Clearly, 12 bits of data must be broken up for interface to an 8-bit wide data bus. There are two possible formats: right-justified and left-justified. In a right-justified system, the least-significant 8 bits occupy one byte and the four MSBs reside in the low nybble of another byte. This format is useful when the data from the ADC is being treated as a binary number between 0 and 4095. The left-justified format supplies the eight most-significant bits in one byte and the 4LSBs in the high nybble of another byte. The data now represents the fractional binary number relating the analog signal to the full-scale voltage. An advantage to this organization is that the most-significant eight bits can be read by the processor as a coarse indication of the true signal value. The full 12-bit word can then be read only when all 12 bits are needed. This allows faster and more efficient control of a process.

Figure 8 shows a typical connection to an 8085-type bus, using left-justified data format for unipolar inputs. Status polling is

optional, and can be read simultaneously with the 4LSBs. If it is desired to right-justify the data, pins 1 through 12 of the AD578 should be reversed, as well as the connections to the data bus and high and low byte address signals.

When dealing with bipolar inputs ($\pm 5V$, $\pm 10V$ ranges), using the MSB directly yields an offset binary-coded output. If two's complement coding is desired, it can be produced by substituting $\overline{\text{MSB}}$ (pin 13) for the MSB. This facilitates arithmetic operations which are subsequently performed on the ADC output data.

SAMPLED DATA SYSTEMS

The conversion speed of the AD578 allows accurate digitization of high frequency signals and high throughput rates in multi-channel data acquisition systems. The AD578LD, for example,

is capable of a full accuracy conversion in $3\mu\text{s}$. In order to benefit from this high speed, a fast sample-hold amplifier (SHA) such as the HTC-0300 is required. This SHA has an acquisition time to 0.01% of approximately 300ns, so that a complete sample-convert-acquire cycle can be accomplished in approximately $4\mu\text{s}$. This means a sample rate of 250kHz can be realized, allowing a signal with no frequency components above 125kHz to be sampled with no loss of information. Note that the EOC signal from the AD578 places the SHA in the hold mode in advance of the actual start of the conversion cycle, and releases the SHA from the HOLD mode only after completion of the conversion. After allowing at least 300ns for the SHA to acquire the next analog value, the converter can again be started.

AD578 ORDERING GUIDE*

	Conversion Speed	Temperature Range	Package Option ¹
AD578JN(JD)	6.0 μs	0 to +70°C	Polymer (Solder) Seal (DH-32B)
AD578KN(KD)	4.5 μs	0 to +70°C	Polymer (Solder) Seal (DH-32B)
AD578LN(LD)	3.0 μs	0 to +70°C	Polymer (Solder) Seal (DH-32B)
AD578SD	6.0 μs	-55°C to +125°C	Solder Seal (DH-32B)
AD578TD	4.5 μs	-55°C to +125°C	Solder Seal (DH-32B)

*For $\pm 12V$ operation "Z" version order: AD578ZJN, . . .

¹See Section 13 for package outline information.

AD579

FEATURES

Performance

Complete 10-Bit A/D Converter with Reference and Clock
Fast Successive Approximation Conversion: 1.8 μ s
Buried Zener Reference for Long Term Stability and Low
Gain T.C.: ± 40 ppm/ $^{\circ}$ C max
Max Nonlinearity: $< \pm 0.048\%$
Low Power: 775mW

Versatility

Positive-True Parallel or Serial Logic Outputs
Short Cycle Capability
Precision +10V Reference for External Applications
Adjustable Internal Clock
"Z" Models for ± 12 V Supplies

PRODUCT DESCRIPTION

The AD579 is a high speed low cost 10-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 10-bit monolithic DAC to provide superior performance and versatility with IC size, price and reliability.


Important performance characteristics of the AD579 include a maximum linearity error at +25 $^{\circ}$ C of $\pm 0.048\%$, maximum gain temperature coefficient of ± 40 ppm/ $^{\circ}$ C, typical power dissipation of 775mW and maximum conversion time of 1.8 μ s.

The fast conversion speeds of 1.8 μ s (K and T grades) and 2.2 μ s (J grade) make the AD579 an excellent choice in a variety of applications where system throughput rates from 454kHz to 555kHz are required. In addition, it may be short cycled to obtain faster conversion speeds at lower resolutions.

The design of the AD579 includes scaling resistors that provide analog input signal ranges of ± 5 V, ± 10 V, 0 to +10V or 0 to +20V. Adding flexibility and value is the +10V precision reference which can be used for external applications.

The AD579 is available with either the polymer seal (N) for use in benign environmental applications or solder-seal (D) for more harsh or rigorous surroundings. Both are contained in a 32-pin side-brazed, ceramic DIP.

AD579 FUNCTIONAL BLOCK DIAGRAM



32-PIN DIP

PRODUCT HIGHLIGHTS

1. The AD579 is a complete 10-bit A/D converter. No external components are required to perform a conversion.
2. The fast conversion rate of the AD579 makes it an excellent choice for high speed data acquisition on systems requiring high throughput rate.
3. The internal buried Zener reference is laser trimmed to 10.00V $\pm 0.1\%$ and ± 15 ppm/ $^{\circ}$ C typ T.C. The reference is available externally and can provide up to 1mA.
4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
5. Short cycle and external clock capabilities are provided for applications requiring faster conversion speeds and/or lower resolutions.
6. The integrated package construction provides high quality and reliability with small size and weight.

AD579 ORDERING GUIDE

Model	Conversion Speed	Package	Temperature Range	Power Supply Range	Package Outline*
AD579JN	2.2 μ s	Polymer-Seal	0 to +70 $^{\circ}$ C	± 15 V $\pm 10\%$	DH-32B
AD579KN	1.8 μ s	Polymer-Seal	0 to +70 $^{\circ}$ C	± 15 V $\pm 10\%$	DH-32B
AD579TD	1.8 μ s	Hermetic-Seal	-55 $^{\circ}$ C to 125 $^{\circ}$ C	± 15 V $\pm 10\%$	DH-32B
AD579ZJN	2.2 μ s	Polymer-Seal	0 to +70 $^{\circ}$ C	± 12 V $\pm 5\%$	DH-32B
AD579ZKN	1.8 μ s	Polymer-Seal	0 to +70 $^{\circ}$ C	± 12 V $\pm 5\%$	DH-32B
AD579ZTD	1.8 μ s	Hermetic-Seal	-55 $^{\circ}$ C to +125 $^{\circ}$ C	± 12 V $\pm 5\%$	DH-32B

*See Section 13 for package outline information.

SPECIFICATIONS

(typical @ +25°C; ±15V and +5V power supplies unless otherwise noted)

Model	AD579JN	AD579KN	AD579TD
RESOLUTION	10 Bits	*	*
ANALOG INPUTS			
Voltage Ranges			
Bipolar	±5.0V, ±10V	*	*
Unipolar	0 to +10V, 0 to +20V	*	*
Input Impedance			
0 to +10V, ±5V	5kΩ (±20%)	*	*
±10V, 0 to +20V	10kΩ (±20%)	*	*
DIGITAL INPUTS			
Convert Command ¹	1LS TTL Load	*	*
Clock Input	1LS TTL Load	*	*
TRANSFER CHARACTERISTICS			
Gain Error ^{2,3}	±0.1% FSR (±0.25% FSR max)	*	*
Unipolar Offset ³	±0.1% FSR (±0.25% FSR max)	*	*
Bipolar Offset ^{3,4}	±0.1% FSR (±0.25% FSR max)	*	*
Linearity Error			
+25°C	±1/2LSB max	*	*
T _{min} to T _{max}	±3/4LSB max	*	*
DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed)			
+25°C	10 Bits	*	*
T _{min} to T _{max}	10 Bits	*	*
POWER SUPPLY SENSITIVITY			
+15V ±10%	0.005%/ΔV _S max	*	*
-15V ±10%	0.005%/ΔV _S max	*	*
+5V ±10%	0.001%/ΔV _S max	*	*
"Z" Versions			
+12V ±5%	0.007%/ΔV _S max	*	*
-12V ±5%	0.007%/ΔV _S max	*	*
TEMPERATURE COEFFICIENTS			
Gain	±25ppm/°C typ	*	*
	±40ppm/°C max	*	*
Unipolar Offset	±5ppm/°C typ	*	*
	±15ppm/°C max	*	*
Bipolar Offset	±8ppm/°C typ	*	*
	±20ppm/°C max	*	*
Differential Linearity	±2ppm/°C typ	*	*
CONVERSION TIME^{5,6} (max)			
Conversion Time T _{min} to T _{max}	2.2μs	1.8μs	**
	2.4μs	2.0μs	**
PARALLEL OUTPUTS			
Unipolar Code	Binary	*	*
Bipolar Code	Offset Binary/Two's Complement	*	*
Output Drive	2LSTTL Loads	*	*
SERIAL OUTPUTS (NRZ FORMAT)			
Unipolar Code	Binary/Complementary Binary	*	*
Bipolar Code	Offset Binary/Comp. Offset Binary	*	*
Output Drive	2LSTTL Loads	*	*
END OF CONVERSION (EOC)			
Output Drive	Logic "1" During Conversion	*	*
	8LSTTL Loads	*	*
INTERNAL CLOCK⁷			
Output Drive	2LSTTL Loads	*	*
INTERNAL REFERENCE			
Voltage	10.000 ±10mV typ	*	*
Temperature Coefficient	15ppm/°C	*	*
External Current	±1mA max	*	*
POWER SUPPLY REQUIREMENTS			
Range for Rated Accuracy	4.75 to 5.25 and ±13.5 to ±16.5	*	*
Z Models ³	4.75 to 5.25 and ±11.4 to ±16.5	*	*
Supply Current			
+15V	3mA typ, 8mA max	*	*
-15V	22mA typ, 35mA max	*	*
+5V	100mA typ, 150mA max	*	*
Power Dissipation	775mW typ	*	*
TEMPERATURE RANGE			
Operating	0 to +70°C	*	-55°C to +125°C
Storage	-55°C to +150°C	*	*

NOTES

¹ Positive pulse 200ns wide (min) leading edge (0 to 1) resets outputs. Trailing edge initiates conversion.

² With 50Ω, 1% fixed resistor in place of gain adjust potentiometer.

³ Adjustable to zero.

⁴ With 50Ω, 1% resistor between Ref Out and Bipolar Offset (Pins 24 & 26).

⁵ Conversion time is defined as the time between the falling edge of convert start and the falling edge of the EOC.

⁶ Each grade is specified at the conversion speed shown. See Figure 7 for appropriate connections.

⁷ Externally adjustable by a resistor or capacitor.

⁸ For "Z" models order AD579ZJN, AD579ZKN or AD579ZTD.

*Specifications same as AD579JN.

**Specifications same as AD579KN.

Specifications subject to change without notice.

THEORY OF OPERATION

The AD579 is a complete 10-bit A/D converter which requires no external components to provide the successive-approximation analog-to-digital conversion function. A block diagram of the AD579 is shown in Figure 1.




Figure 1. AD579 Functional Diagram and Pinout

On receipt of a CONVERT START command, the AD579 converts the voltage at its analog input into an equivalent bit binary number. This conversion is accomplished as follows: the 10-bit successive-approximation register (SAR) has its 10-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts $\pm 0.1\%$; it is buffered and can supply up to 1.0mA to an external load in addition to the current required to drive the reference input resistor (0.5mA) and bipolar offset resistor (1mA). The thin film application resistors are trimmed to match the full scale output current of the DAC. There are two 5k Ω input scaling resistors to allow either a 10 volt or 20 volt span. The 10k Ω bipolar offset resistor is grounded for unipolar operation or connected to the 10 volt reference for bipolar operation.

TIMING

The timing diagram is shown in Figure 2. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 10 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal is removed on the trailing edge of the CONVERT START signal. At time t_0 , B₁ is reset and B₂ - B₁₀ are set unconditionally. At t_1 the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t_2 , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until Bit 10 (LSB) decision (keep) is made at t_{10} . After a 15ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to Logic "0" state.




Figure 2. AD579 Timing Diagram

Serial data does not change and is guaranteed valid on negative-going clock edges, therefore; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 2).

Incorporation of this 15ns delay guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.

UNIPOLAR CALIBRATION

The AD579 is intended to have a nominal 1/2LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 0000 0000 00 to 0000 0000 01) will occur for an input level of +1/2LSB (4.88mV for 10V range).

If pin 26 is connected to pin 30, the unit will behave in this manner, within specifications. Refer to Table I and Figure 3 for further clarification. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately $\pm 50\text{mV}$ of offset trim range.

The full scale trim is done by applying a signal 1 1/2LSB below the nominal full scale (9.985V for a 10V range). Trim R2 to give the last transition (1111 1111 10 to 1111 1111 11).




Figure 3. Unipolar Input Connections

BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 4. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, the 100Ω trimmer shown can be replaced by a 50Ω $\pm 1\%$ fixed resistor. The analog input is




Figure 4. Bipolar Input Connections

applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal 1/2LSB above negative full scale (-4.9957V for the $\pm 5\text{V}$ range) is applied, and R1 is trimmed to give the first transition (0000 0000 00 to 0000 0000 01). Then, a signal 1 1/2LSB below positive full scale (+4.9853V for the $\pm 5\text{V}$ range) is applied and R2 trimmed to give the last transition (1111 1111 10 to 1111 1111 11).

ERROR SOURCES

The analog continuum is partitioned into 2^{10} discrete ranges for 10-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2\text{LSB}$, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection.

The matching and tracking errors in the AD579 have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at $\pm 0.1\%$ FSR typical. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 3 and 4. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in staircase step width between codes from the ideal least significant bit step size (Figure 5).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD579TD is specified as having no missing codes from -55°C to $+125^\circ\text{C}$ and thus is monotonic.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$\text{RSS} = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

ϵ_G = Gain Drift Error (ppm/ $^\circ\text{C}$)

ϵ_O = Offset Drift Error (ppm of FSR/ $^\circ\text{C}$)

ϵ_L = Linearity Error (ppm of FSR/ $^\circ\text{C}$)

0 to +10V Range	Analog Input - Volts (Center of Quantization Interval)				Digital Output Code (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges)	
	0 to +20V Range	-5V to +5V Range	-10V to +10V Range	B1 (MSB)	B10 (LSB)	
+9.9902	+19.9804	+4.9902	+9.9804	1 1 1 1 1 1 1 1 1 1		
+9.9804	+19.9609	+4.9804	+9.9609	1 1 1 1 1 1 1 1 1 0		
.	
+5.0097	+10.0195	+0.0097	+0.0195	1 0 0 0 0 0 0 0 0 1		
+5.0000	+10.0000	+0.0000	+0.0000	1 0 0 0 0 0 0 0 0 0		
.	
+0.0097	+0.0195	-4.9902	-9.9804	0 0 0 0 0 0 0 0 0 1		
+0.0000	+0.0000	-5.0000	-10.0000	0 0 0 0 0 0 0 0 0 0		

Table I. Digital Output Codes vs. Analog Input for Unipolar and Bipolar Ranges




Figure 5. Transfer Characteristic for an Ideal Bipolar A/D

LAYOUT CONSIDERATIONS

Many data acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD579. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD579's supply terminals should be capacitively decoupled as close to the AD579 as possible. A large value capacitor such as 10 μ F in parallel with a 0.1 μ F capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Digital GND pin.




Figure 6. Basic Grounding Practice

To minimize noise the reference output (Pin 24) should be decoupled by a 6.8 μ F capacitor to pin 30.

CLOCK RATE CONTROL

The internal clock is preset to a nominal conversion time of 4.8 μ s. It can be adjusted for either faster or slower conversions. For faster conversion connect the appropriate 1% resistor between pin 17 and pin 18 and short pin 18 to pin 19.




Figure 7. Clock Rate Control Connection


Short Cycle Input — A Short Cycle Input, pin 14, permits the timing cycle shown in Figure 2 to be terminated after any number of desired bits has been converted, allowing somewhat shorter conversion times in applications not requiring full 10-bit resolution. Short cycle pin connections and associated maximum 10- and 8-bit conversion times are summarized in Table II.

Resolution (Bits)	10	8
Connect Pin 14 to Pin	2	4
Conversion Speed (μ s)	1.8	1.5

Table II. Short Cycle Connections

External Clock — An external clock may be connected directly to the clock input, pin 19. When operating in this mode the convert start should be held high for a minimum of one clock period in order to reset the SAR and synchronize the conversion cycle.

External Buffer Amplifier — In applications where the AD579 is to be driven from high impedance sources or directly from an analog multiplexer a fast slewing, wideband op amp like the AD380 should be used.




*Optional Differential Input Components Used to Reject Noise Between Input Ground and the A/D Analog Ground.

Figure 8. Input Buffer

SAMPLED DATA SYSTEMS

The conversion speed of the AD579 allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. The AD579TD, for example, is capable of a full accuracy conversion in 1.8 μ s. In order to benefit from this high speed, a fast sample-and-hold amplifier (SHA) such as the HTC-0300 is required. This SHA has an acquisition time to 0.01% of approximately 300ns, so that a complete sample-convert-acquire cycle can be accomplished in approximately 2.5 μ s. This means a sample rate of 400kHz can be realized, allowing a signal with no frequency components above 200kHz to be sampled with no loss of information. Note that the EOC signal from the AD579 places the SHA in the hold mode in advance of the actual start of the conversion cycle, and releases the SHA from the HOLD mode only after completion of the conversion. After allowing at least 300ns for the SHA to acquire the next analog value, the converter can again be started.



EOC IS ASSUMED TO BE TIED TO HOLD INPUT OF SHA
NOTES: tSE = 100ns

Figure 9. Start/EOC Timing for Sampled Data System




Figure 10. 400kHz - 10-Bit, A/D Conversion System




Figure 11. 154kHz - 10-Bit, A/D Conversion System




Figure 12. High Speed 10-Bit DAS

A fast (85kHz) 10-bit DAS can be configured using the AD362 and the AD579. The AD362 contains two 8-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A feature of the AD362 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hardware programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.





Figure 13. High Speed - 165kHz - 10-Bit DAS

A high speed 10-bit DAS with a throughput rate of 165kHz can be built around an AD579. The DAS of Figure 13 "Ping Pong" two sample and hold amplifiers to eliminate the effects of the acquisition time of the sample and hold amplifiers. By applying sequential channel address the AO of the address enables one of the two multiplexers. The incorporation of the flip-flops on the SHA mode controls and the switch address allows a new channel address to be latched in while a conversion is in progress.

FEATURES

Complete 8-Bit Signal Conditioning A/D Converter Including Instrumentation Amp and Reference
Microprocessor Bus Interface
10 μ s Conversion Speed
Flexible Input Stage: Instrumentation Amp Front End Provides Differential Inputs and High Common-Mode Rejection
No User Trims Required
No Missing Codes Over Temperature
Single +5V Supply Operation
Convenient Input Ranges
20-Pin DIP or Surface-Mount Package
Low Cost Monolithic Construction

AD670 BLOCK DIAGRAM AND TERMINAL CONFIGURATION (ALL PACKAGES)



3

GENERAL DESCRIPTION

The AD670 is a complete 8-bit signal conditioning analog-to-digital converter. It consists of an instrumentation amplifier front end along with a DAC, comparator, successive approximation register (SAR), precision voltage reference, and a three-state output buffer on a single monolithic chip. No external components or user trims are required to interface, with full accuracy, an analog system to an 8-bit data bus. The AD670 will operate on the +5V system supply. The input stage provides differential inputs with excellent common-mode rejection and allows direct interface to a variety of transducers.

The device is configured with input scaling resistors to permit two input ranges: 0 to 255mV (1mV/LSB) and 0 to 2.55V (10mV/LSB). The AD670 can be configured for both unipolar and bipolar inputs over these ranges. The differential inputs and common-mode rejection of this front end are useful in applications such as conversion of transducer signals superimposed on common-mode voltages.

The AD670 incorporates advanced circuit design and proven processing technology. The successive approximation function is implemented with I²L (integrated injection logic). Thin-film SiCr resistors provide the stability required to prevent missing codes over the entire operating temperature range while laser wafer trimming of the resistor ladder permits calibration of the device to within ± 1 LSB. Thus, no user trims for gain or offset are required. Conversion time of the device is 10 μ s.

The AD670 is available in four package types and five grades. The J and K grades are specified over 0 to +70°C and come in 20-pin plastic DIP packages or 20-terminal PLCC packages. The A and B grades (-40°C to +85°C) and the S grade (-55°C to +125°C) come in 20-pin ceramic DIP packages.

The S grade is also available with optional processing to MIL-STD-883 in 20-pin ceramic DIP or 20-terminal LCC packages. The Analog Devices Military Products Databook should be consulted for details on these configurations.

PRODUCT HIGHLIGHTS

1. The AD670 is a complete 8-bit A/D including three-state outputs and microprocessor control for direct connection to 8-bit data buses. No external components are required to perform a conversion.
2. The flexible input stage features a differential instrumentation amp input with excellent common-mode rejection. This allows direct interface to a variety of transducers without preamplification.
3. No user trims are required for 8-bit accurate performance.
4. Operation from a single +5V supply allows the AD670 to run off of the microprocessor's supply.
5. Four convenient input ranges (two unipolar and two bipolar) are available through internal scaling resistors: 0 to 255mV (1mV/LSB) and 0 to 2.55V (10mV/LSB).
6. Software control of the output mode is provided. The user can easily select unipolar or bipolar inputs and binary or 2's complement output codes.

SPECIFICATIONS (@ $V_{CC} = +5V$ and $+25^{\circ}C$ unless otherwise noted)

Model	AD670J		AD670K		Units
	Min	Typ	Min	Max	
OPERATING TEMPERATURE RANGE	0		+ 70		$^{\circ}C$
RESOLUTION	8		8		Bit
CONVERSION TIME			10		μs
RELATIVE ACCURACY			$\pm 1/2$		LSB
T_{min} to T_{max}			$\pm 1/2$		LSB
DIFFERENTIAL LINEARITY ERROR					
T_{min} to T_{max}	GUARANTEED NO MISSING CODES ALL GRADES				
GAIN ACCURACY					
@ $+25^{\circ}C$			± 1.5		LSB
T_{min} to T_{max}			± 2.0		LSB
UNIPOLAR ZERO ERROR					
@ $+25^{\circ}C$			± 1.5		LSB
T_{min} to T_{max}			± 2.0		LSB
BIPOLAR ZERO ERROR					
@ $+25^{\circ}C$			± 1.5		LSB
T_{min} to T_{max}			± 2.0		LSB
ANALOG INPUT RANGES					
DIFFERENTIAL ($-V_{IN}$ to $+V_{IN}$)					
Low Range	0 to +255		-128 to +127		mV
High Range	0 to +2.55		0 to +2.55		mV
	-1.28 to +1.27		-1.28 to +1.27		V
ABSOLUTE (Inputs to Power Gnd)					
Low Range @ $+25^{\circ}C$	-0.128	1.2	-0.128	1.2	V
Low Range T_{min} to T_{max}	-0.128	1.2	-0.128	1.2	V
High Range @ $+25^{\circ}C$	-1.28	5	-1.28	5	V
High Range T_{min} to T_{max}	-1.28	5	-1.28	5	V
BIAS CURRENT (255mV RANGE)					
T_{min} to T_{max}	200	500	200	500	nA
OFFSET CURRENT (255mV RANGE)					
T_{min} to T_{max}	20	100	20	100	nA
2.55V RANGE INPUT RESISTANCE					
	8.0	12.0	8.0	12.0	k Ω
2.55V RANGE FULL SCALE MATCH					
+ AND - INPUT		$\pm 1/2$		$\pm 1/2$	LSB
COMMON-MODE REJECTION					
RATIO (255mV RANGE)					
		1		1	LSB
COMMON-MODE REJECTION					
RATIO (2.55V RANGE)					
		1		1	LSB
POWER SUPPLY					
Operating Range	4.5	5.5	4.5	5.5	V
Current I_{CC}	30	45	30	45	mA
Rejection Ratio T_{min} to T_{max}		0.015		0.015	% of FS/%
DIGITAL OUTPUTS					
SINK CURRENT ($V_{OUT} = 0.4V$)					
T_{min} to T_{max}	1.6		1.6		mA
SOURCE CURRENT ($V_{OUT} = 2.4V$)					
T_{min} to T_{max}	0.5		0.5		mA
THREE-STATE LEAKAGE CURRENT					
		± 40		± 40	μA
OUTPUT CAPACITANCE					
	5		5		pF
DIGITAL INPUT VOLTAGE					
V_{INL}		0.8		0.8	V
V_{INH}	2.0		2.0		V
DIGITAL INPUT CURRENT					
(0 $\leq V_{IN} \leq +5V$)					
I_{INL}	-100		-100		μA
I_{INH}		+100		+100	μA
INPUT CAPACITANCE					
	10		10		pF

NOTES

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Specifications subject to change without notice.

Model	AD670A			AD670B			AD670S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OPERATING TEMPERATURE RANGE	-40		+85	-40		+85	-55		+125	°C
RESOLUTION	8			8			8			Bit
CONVERSION TIME			10			10			10	µs
RELATIVE ACCURACY T _{min} to T _{max}			± 1/2			± 1/4			± 1/2	LSB
DIFFERENTIAL LINEARITY ERROR T _{min} to T _{max}			± 1/2			± 1/2			± 1	LSB
GUARANTEED NO MISSING CODES ALL GRADES										
GAIN ACCURACY @ +25°C T _{min} to T _{max}			± 1.5			± 0.75			± 1.5	LSB
			± 2.5			± 1.5			± 2.5	LSB
UNIPOLAR ZERO ERROR @ +25°C T _{min} to T _{max}			± 1.0			± 0.5			± 1.0	LSB
			± 2.0			± 1.0			± 2.0	LSB
BIPOLAR ZERO ERROR @ +25°C T _{min} to T _{max}			± 1.0			± 0.5			± 1.0	LSB
			± 2.0			± 1.0			± 2.0	LSB
ANALOG INPUT RANGES DIFFERENTIAL (-V _{IN} to +V _{IN})										
Low Range		0 to +255			0 to +255			0 to +255		mV
		-128 to +127			-128 to +127			-128 to +127		mV
High Range		0 to +2.55			0 to +2.55			0 to +2.55		V
		-1.28 to +1.27			-1.28 to +1.27			-1.28 to +1.27		V
ABSOLUTE (Inputs to Power Gnd)										
Low Range @ +25°	-0.128		1.2	-0.128		1.2	-0.128		1.2	V
Low Range T _{min} to T _{max}	-0.08		1.2	-0.08		1.2	-0.005		1.2	V
High Range @ +25°C	-1.28		5	-1.28		5	-1.28		5	V
High Range T _{min} to T _{max}	-0.8		5	-0.8		5	-0.05		5	V
BIAS CURRENT (255mV RANGE) T _{min} to T _{max}		200	500		200	500		200	500	nA
OFFSET CURRENT (255mV RANGE) T _{min} to T _{max}		20	100		20	100		20	100	nA
2.55V RANGE INPUT RESISTANCE	8.0		12.0	8.0		12.0	8.0		12.0	kΩ
2.55V RANGE FULL SCALE MATCH + AND - INPUT			± 1/2			± 1/2			± 1/2	LSB
COMMON-MODE REJECTION RATIO (255mV RANGE)			1			1			1	LSB
COMMON-MODE REJECTION RATIO (2.55V RANGE)			1			1			1	LSB
POWER SUPPLY Operating Range Current I _{CC} Rejection Ratio T _{min} to T _{max}	4.5	30	5.5 45 0.015	4.5	30	5.5 45 0.015	4.75	30	5.5 45 0.015	V mA % of FS/%
DIGITAL OUTPUTS SINK CURRENT (V _{OUT} = 0.4V) T _{min} to T _{max} SOURCE CURRENT (V _{OUT} = 2.4V) T _{min} to T _{max}	1.6			1.6			1.6			mA
	0.5			0.5			0.5			mA
THREE-STATE LEAKAGE CURRENT			± 40			± 40			± 40	µA
OUTPUT CAPACITANCE		5			5			5		pF
DIGITAL INPUT VOLTAGE V _{INL} V _{INH}	2.0		0.8	2.0		0.8	2.0		0.7	V V
DIGITAL INPUT CURRENT (0 ≤ V _{IN} ≤ +5V) I _{INL} I _{INH}	-100		+100	-100		+100	-100		+100	µA µA
INPUT CAPACITANCE		10			10			10		pF

NOTES
Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Specifications subject to change without notice.




Figure 1. AD670 Block Diagram and Terminal Configuration
(All Packages)

ABSOLUTE MAXIMUM RATINGS*

V_{CC} to Ground	0V to +7.5V
Digital Inputs (Pins 11-15)	-0.5V to V_{CC} + 0.5V
Digital Outputs (Pins 1-9)	Momentary Short to V_{CC} or Ground
Analog Inputs (Pins 16-19)	-30V to +30V
Power Dissipation	450mW
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AD670 ORDERING GUIDE

Model	Temperature Range	Relative Accuracy @ 25°C	Gain Accuracy @ 25°C	Package Options*
AD670JN	0 to +70°C	± 1/2LSB	± 1.5LSB	Plastic DIP (N-20)
AD670JP	0 to +70°C	± 1/2LSB	± 1.5LSB	PLCC (P-20A)
AD670KN	0 to +70°C	± 1/4LSB	± 0.75LSB	Plastic DIP (N-20)
AD670KP	0 to +70°C	± 1/4LSB	± 0.75LSB	PLCC (P-20A)
AD670AD	-40°C to +85°C	± 1/2LSB	± 1.5LSB	Ceramic DIP (D-20)
AD670BD	-40°C to +85°C	± 1/4LSB	± 0.75LSB	Ceramic DIP (D-20)
AD670SD	-55°C to +125°C	± 1/2LSB	± 1.5LSB	Ceramic DIP (D-20)

*Section 13 for package outline information.

CIRCUIT OPERATION/FUNCTIONAL DESCRIPTION

The AD670 is a functionally complete 8-bit signal conditioning A/D converter with microprocessor compatibility. The input section uses an instrumentation amplifier to accomplish the voltage to current conversion. This front end provides a high impedance, low bias current differential amplifier. The common-mode range allows the user to directly interface the device to a variety of transducers.

The A/D conversions are controlled by R/\overline{W} , \overline{CS} , and \overline{CE} . The R/\overline{W} line directs the converter to read or start a conversion. A minimum write/start pulse of 300ns is required on either \overline{CE} or \overline{CS} . The STATUS line goes high, indicating that a conversion is in process. The conversion thus begun, the internal 8-bit DAC is sequenced from MSB to LSB using a novel successive approximation technique. In conventional designs, the DAC is stepped through the bits by a clock. This can be thought of as a static design since the speed at which the DAC is sequenced is determined solely by the clock. No clock is used in the AD670. Instead, a "dynamic SAR" is created consisting of a string of

inverters with taps along the delay line. Sections of the delay line between taps act as one shots. The pulses are used to set and reset the DAC's bits and strobe the comparator. When strobed, the comparator then determines whether the addition of each successively weighted bit current causes the DAC current sum to be greater or less than the input current. If the sum is less, the bit is turned off. After all bits are tested, the SAR holds an 8-bit code representing the input signal to within 1/2LSB accuracy. Ease of implementation and reduced dependence on process related variables make this an attractive approach to a successive approximation design.

The SAR provides an end-of-conversion signal to the control logic which then brings the STATUS line low. Data outputs remain in a high impedance state until R/\overline{W} is brought high with \overline{CE} and \overline{CS} low and allows the converter to be read. Bringing \overline{CE} or \overline{CS} high during the valid data period ends the read cycle. The output buffers cannot be enabled during a conversion. Any convert start commands will be ignored until the conversion cycle is completed; once a conversion cycle has been started it cannot be stopped or restarted.


The AD670 provides the user with a great deal of flexibility by offering two input spans and formats and a choice of output codes. Input format and input range can each be selected. The BPO/UPO pin controls a switch which injects a bipolar offset current of a value equal to the MSB less 1/2LSB into the summing node of the comparator to offset the DAC output. Two precision 10 to 1 attenuators are included on board to provide input range selection of 0 to 2.55V or 0 to 255mV. Additional ranges of -1.28 to 1.27 V and -128 to 127 mV are possible if the BPO/UPO switch is high when the conversion is started. Finally, output coding can be chosen using the FORMAT pin when the conversion is started. In the bipolar mode and with a logic 1 on FORMAT, the output is in two's complement; with a logic 0, the output is offset binary.

CONNECTING THE AD670


The AD670 has been designed for ease of use. All active components required to perform a complete A/D conversion are on board and are connected internally. In addition, all calibration trims are performed at the factory, assuring specified accuracy without user trims. There are, however, a number of options and connections that should be considered to obtain maximum flexibility from the part.

INPUT CONNECTIONS

Standard connections are shown in the figures that follow. An input range of 0 to 2.55V may be configured as shown in Figure 2a. This will provide a one LSB change for each 10mV of input change. The input range of 0 to 255mV is configured as shown in Figure 2b. In this case, each LSB represents 1mV of input change. When unipolar input signals are used, Pin 11, BPO/UPO, should be grounded. Pin 11 selects the input format for either unipolar or bipolar signals. Figures 3a and 3b show the input connections for bipolar signals. Pin 11 should be tied to $+V_{CC}$ for bipolar inputs.




2a. 0 to 2.55V (10mV/LSB)




2b. 0 to 255mV (1mV/LSB)

NOTE: PIN 11, BPO/UPO SHOULD BE LOW WHEN CONVERSION IS STARTED.

Figure 2. Unipolar Input Connections



3a. ± 1.28 V Range



3b. ± 128 mV Range

NOTE: PIN 11, BPO/UPO SHOULD BE HIGH WHEN CONVERSION IS STARTED.

Figure 3. Bipolar Input Connections

Although the instrumentation amplifier has a differential input, there must be a return path to ground for the bias currents. If it is not provided, these currents will charge stray capacitances and cause internal circuit nodes to drift uncontrollably causing the digital output to change. Such a return path is provided in Figures 2a and 3a (larger input ranges) since the 1k resistor leg is tied to ground. This is not the case for Figures 2b and 3b (the lower input ranges). When connecting the AD670 inputs to floating sources, such as transformers and ac-coupled sources, there must still be a dc path from each input to common. This can be accomplished by connecting a 10k Ω resistor from each input to ground.

Common-Mode Performance

The AD670 is designed to reject DC and AC common-mode voltages. In order to ensure proper operation, the user should verify that the absolute range of input signals (referred to Power Ground) falls within the specified limits. Over the 0 to $+70^{\circ}\text{C}$ range, these limits allow full bipolar signals to be accommodated with a DC bias on either terminal that ranges down to 0V. At temperatures above $+70^{\circ}\text{C}$, negative signals are more limited, but excursions below Power Ground can still be accommodated if the Absolute Input Range specifications are respected.

The excellent common-mode rejection of the AD670 is due to the differential nature of the instrumentation amplifier front end. The differential signal is maintained until it reaches the output of the comparator. In contrast to a standard operational amplifier, the instrumentation amplifier front end of the AD670 provides significantly improved CMRR over a wide frequency range (Figure 4a).




Figure 4a. CMRR over Frequency




Figure 4b. AD670 Input Rejects Common-Mode Ground Noise

Good common-mode performance is useful in a number of situations. In bridge-type transducer applications, such performance facilitates the recovery of differential analog signals in the presence of a dc common-mode or a noisy electrical environment. High-frequency CMRR also becomes important when the analog signal is referred to a noisy, remote digital ground. In each case, the CMRR specification of the AD670 allows the integrity of the input signal to be preserved.

The AD670's common-mode voltage tolerance allows great flexibility in circuit layout. Most other A/D converters require the establishment of one point as the analog reference point. This is necessary in order to minimize the effects of parasitic voltages. The AD670, however, eliminates the need to make the analog ground reference point and A/D analog ground one and the same. Instead, a system such as that shown in Figure 4b is possible as a result of the AD670's common-mode performance. The resistors and inductors in the ground return represent unavoidable system parasitic impedances.

Input/Output Options

Data output coding (2's complement vs. straight binary) is selected using Pin 12, the FORMAT pin. The selection of input format (bipolar vs. unipolar) is controlled using Pin 11, BPO/UPO. Prior to a write/convert, the state of FORMAT and BPO/UPO should be available to the converter. These lines may be tied to the data bus and may be changed with each conversion if desired. The configurations are shown in Table I. Output coding for representative signals in each of these configurations is shown in Figure 5.

An output signal, STATUS, indicates the status of the conversion. STATUS goes high at the beginning of the conversion and returns low when the conversion cycle has been completed.

BPO/UPO	FORMAT	INPUT RANGE/OUTPUT FORMAT
0	0	Unipolar/Straight Binary
1	0	Bipolar/Offset Binary
0	1	Unipolar/2's Complement
1	1	Bipolar/2's Complement

Table I. AD670 Input Selection/Output Format Truth Table

$+V_{IN}$	$-V_{IN}$	DIFF V_{IN}	STRAIGHT BINARY (FORMAT = 0, BPO/UPO = 0)
0	0	0	0000 0000
128mV	0	128mV	1000 0000
255mV	0	255mV	1111 1111
255mV	255mV	0	0000 0000
128mV	127mV	1mV	0000 0001
128mV	-127mV	255mV	1111 1111

Figure 5a. Unipolar Output Codes (Low Range)

$+V_{IN}$	$-V_{IN}$	DIFF V_{IN}	OFFSET BINARY (FORMAT = 0, BPO/UPO = 1)	2's COMPLEMENT (FORMAT = 1, BPO/UPO = 1)
0	0	0	1000 0000	0000 0000
127mV	0	127mV	1111 1111	0111 1111
1.127V	1.000V	127mV	1111 1111	0111 1111
255mV	255mV	0	1000 0000	0000 0000
128mV	127mV	1mV	1000 0001	0000 0001
127mV	128mV	-1mV	0111 1111	1111 1111
127mV	255mV	-128mV	0000 0000	1000 0000
-128mV	0	-128mV	0000 0000	1000 0000

Figure 5b. Bipolar Output Codes (Low Range)

Calibration

Because of its precise factory calibration, the AD670 is intended to be operated without user trims for gain and offset; therefore, no provisions have been made for such user trims. Figures 6a, 6b, and 6c show the transfer curves at zero and full scale for the unipolar and bipolar modes. The code transitions are positioned so that the desired value is centered at that code. The first LSB transition for the unipolar mode occurs for an input of $+1/2\text{LSB}$ (5mV or 0.5mV). Similarly, the MSB transition for the bipolar mode is set at $-1/2\text{LSB}$ (-5mV or -0.5mV). The full scale transition is located at the full scale value $-1/2\text{LSB}$. These values are 2.545V and 254.5mV.




Figure 6a. Unipolar Transfer Curve




Figure 6b. Bipolar




Figure 6c. Full Scale (Unipolar)

Figure 6. Transfer Curves

CONTROL AND TIMING OF THE AD670

Control Logic

The AD670 contains on-chip logic to provide conversion and data read operations from signals commonly available in microprocessor systems. Figure 7 shows the internal logic circuitry of the AD670. The control signals, \overline{CE} , \overline{CS} , and R/\overline{W} control the operation of the converter. The read or write function is determined by R/\overline{W} when both \overline{CS} and \overline{CE} are low as shown in Table II. If all three control inputs are held low longer than the conversion time, the device will continuously convert until one input, \overline{CE} , \overline{CS} , or R/\overline{W} is brought high. The relative timing of these signals is discussed later in this section.




Figure 7. Control Logic Block Diagram

R/\overline{W}	\overline{CS}	\overline{CE}	OPERATION
0	0	0	WRITE/CONVERT
1	0	0	READ
X	X	1	NONE
X	1	X	NONE

Table II. AD670 Control Signal Truth Table

Timing

The AD670 is easily interfaced to a variety of microprocessors and other digital systems. The following discussion of the timing requirements of the AD670 control signals will provide the designer with useful insight into the operation of the device.

Write/Convert Start Cycle

Figure 8 shows a complete timing diagram for the write/convert start cycle. \overline{CS} (chip select) and \overline{CE} (chip enable) are active low and are interchangeable signals. Both \overline{CS} and \overline{CE} must be low for the converter to read or start a conversion. The minimum pulse width, t_w , on either \overline{CS} or \overline{CE} is 300ns to start a conversion.

Table III. AD670 TIMING SPECIFICATIONS

Boldface indicates parameters tested 100% unless otherwise noted. See Specifications page for explanation.

Symbol	Parameter	Min	+25°C Typ	Max	Units
WRITE/CONVERT START MODE					
t_w	Write/Start Pulse Width	300			ns
t_{DS}	Input Data Setup Time	200			ns
t_{DH}	Input Data Hold	10			ns
t_{RWC}	Read/Write Setup Before Control	0			ns
t_{DC}	Delay to Convert Start			700	ns
t_c	Conversion Time			10	μs
READ MODE					
t_R	Read Time	250			ns
t_{SD}	Delay from Status Low to Data Read			250	ns
t_{TD}	Bus Access Time		200	250	ns
t_{DH}	Data Hold Time	25			ns
t_{DT}	Output Float Delay			150	ns
t_{RT}	R/\overline{W} before \overline{CE} or \overline{CS} low	0			ns




Figure 8. Write/Convert Start Timing

The $\overline{R/\overline{W}}$ line is used to direct the converter to start a conversion ($\overline{R/\overline{W}}$ low) or read data ($\overline{R/\overline{W}}$ high). The relative sequencing of the three control signals ($\overline{R/\overline{W}}$, \overline{CE} , \overline{CS}) is unimportant. However, when all three signals remain low for at least 300ns (t_w), STATUS will go high to signal that a conversion is taking place.

Once a conversion is started and the STATUS line goes high, convert start commands will be ignored until the conversion cycle is complete. The output data buffer cannot be enabled during a conversion.

Read Cycle

Figure 9 shows the timing for the data read operation. The data outputs are in a high impedance state until a read cycle is initiated. To begin the read cycle, $\overline{R/\overline{W}}$ is brought high. During a read cycle, the minimum pulse length for \overline{CE} and \overline{CS} is a function of the length of time required for the output data to be valid. The data becomes valid and is available to the data bus in a maximum of 250ns. This delay between the high impedance state and valid data is the maximum bus access time or t_{TD} . Bringing \overline{CE} or \overline{CS} high during valid data ends the read cycle. The outputs remain valid for a minimum of 25ns (t_{DH}) and return to the high impedance state after a delay, t_{DT} , of 150ns maximum.




Figure 9. Read Cycle Timing

STAND-ALONE OPERATION

The AD670 can be used in a "stand-alone" mode, which is useful in systems with dedicated input ports available. Two typical conditions are described and illustrated by the timing diagrams which follow.

Single Conversion, Single Read

When the AD670 is used in a stand-alone mode, \overline{CS} and \overline{CE} should be tied together. Conversion will be initiated by bringing $\overline{R/\overline{W}}$ low. Within 700ns, a conversion will begin. The $\overline{R/\overline{W}}$ pulse should be brought high again once the conversion has started so that the data will be valid upon completion of the conversion. Data will remain valid until \overline{CE} and \overline{CS} are brought high to indicate the end of the read cycle or $\overline{R/\overline{W}}$ goes low. The timing diagram is shown in Figure 10.




Figure 10. Stand-Alone Mode Single Conversion/Single Read

Continuous Conversion, Single Read

A variety of applications may call for the A/D to be read after several conversions. In process control systems, this is often the case since a reading from a sensor may only need to be updated every few conversions. Figure 11 shows the timing relationships.

Once again, \overline{CE} and \overline{CS} should be tied together. Conversion will begin when the $\overline{R/\overline{W}}$ signal is brought low. The device will convert repeatedly as indicated by the status line. A final conversion will take place once the $\overline{R/\overline{W}}$ line has been brought high. The rising edge of $\overline{R/\overline{W}}$ must occur while STATUS is high. $\overline{R/\overline{W}}$ should not return high while STATUS is low since the circuit is in a reset state prior to the next conversion. Since the rising edge of $\overline{R/\overline{W}}$ must occur while STATUS is high, $\overline{R/\overline{W}}$'s length must be a minimum of $10.25\mu s$ ($t_c + t_{TD}$). Data becomes valid upon completion of the conversion and will remain so until the \overline{CE} and \overline{CS} lines are brought high indicating the end of the read cycle or $\overline{R/\overline{W}}$ goes low initiating a new series of conversions.




Figure 11. Stand-Alone Mode Continuous Conversion/Single Read

APPLYING THE AD670

The AD670 has been designed for ease of use, system compatibility, and minimization of external components. Transducer interfaces generally require signal conditioning and preamplification before the signal can be converted. The AD670 will reduce and even eliminate this excess circuitry in many cases. To illustrate the flexibility and superior solution that the AD670 can bring to a transducer interface problem, the following discussions are offered.

Temperature Measurements

Temperature transducers are one of the most common sources of analog signals in data acquisition systems. These sensors require circuitry for excitation and preamplification/buffering. The instrumentation amplifier input of the AD670 eliminates the need for this signal conditioning. The output signals from temperature transducers are generally sufficiently slow that a sample/hold amplifier is not required. Figure 12 shows the AD590 IC temperature transducer interfaced to the AD670. The AD580 voltage reference is used to offset the input for 0°C calibration. The current output of the AD590 is converted into a voltage by R1. The high impedance unbuffered voltage is applied directly to the AD670 configured in the -128mV to 127mV bipolar range. The digital output will have a resolution of 1°C.




Figure 12. AD670 Temperature Transducer Interface

Platinum RTDs are also a popular, temperature transducer. Typical RTDs have a resistance of 100Ω at 0°C and change resistance 0.4Ω per °C. If a constant excitation current is caused to flow in the RTD, the change in voltage drop will be a measure of the change in temperature. Figure 13 shows such a method and the required connections to the AD670. The AD580 2.5V reference provides the accurate voltage for the excitation current and range offsetting for the RTD. The op-amp is configured to force a constant 2.5mA current through the RTD. The differential inputs of the AD670 measure the difference between a fixed offset voltage and the temperature dependent output of the op-amp which varies with the resistance of the RTD. The RTD change of approximately 0.4Ω/°C results in a 1mV/°C voltage change. With the AD670 in the 1mV/LSB range, temperatures from 0 to 255°C can be measured.




Figure 13. Low Cost RTD Interface

Differential temperature measurements can be made using an AD590 connected to each of the inputs as shown in Figure 14. This configuration will allow the user to measure the relative temperature difference between two points with a 1°C resolution. Although the internal 1k and 9k resistors on the inputs have ±20% tolerance, trimming the AD590 is unnecessary as most differential temperature applications are concerned with the relative differences between the two. However, the user may see up to a 20% scale factor error in the differential temperature to digital output transfer curve.

This scale factor error can be eliminated through a software correction. Offset corrections can be made by adjusting for any difference that results when both sensors are held at the same temperature. A span adjustment can then be made by immersing one AD590 in an ice bath and one in boiling water and eliminating any deviation from 100°C. For a low cost version of this setup, the plastic AD592 can be substituted for the AD590.




Figure 14. Differential Temperature Measurement Using the AD590

STRAIN GAUGE MEASUREMENTS

Many semiconductor-type strain gauges, pressure transducers, and load cells may also be connected directly to the AD670. These types of transducers typically produce 30 millivolts full-scale per volt of excitation. In the circuit shown in Figure 15, the AD670 is connected directly to a Data Instruments model JP-20 load cell. The AD584 programmable voltage reference is used along with an AD741 op-amp to provide the $\pm 2.5V$ excitation for the load cell. The output of the transducer will be $\pm 150mV$ for a force of ± 20 pounds. The AD670 is configured for the ± 128 millivolt range. The resolution is then approximately 2.1 ounces per LSB over a range of ± 17 pounds. Scaling to exactly 2 ounces per LSB can be accomplished by trimming the reference voltage which excites the load cell.




Figure 15. AD670 Load Cell Interface

MULTIPLEXED INPUTS

Most data acquisition systems require the measurement of several analog signals. Multiple A/D converters are often used to digitize these inputs, requiring additional preamplification and buffer stages per channel. Since these signals vary slowly, a differential MUX can multiplex inputs from several transducers into a single AD670. And since the AD670's signal-conditioning capability is preserved, the cost of several ADCs, differential amplifiers, and other support components can be reduced to that of a single AD670, a MUX, and a few digital logic gates.

An AD7502 dual 4-channel MUX appears in Figure 16 multiplexing four differential signals to the AD670. The AD7502's decoded address is gated with the microprocessor's write signal to provide a latching strobe at the flip-flops. A write cycle to the AD7502's address then latches the two LSBs of the data word thereby selecting the input channel for subsequent conversions.




Figure 16. Multiplexed Analog Inputs to AD670

SAMPLED INPUTS

For those applications where the input signal is capable of slewing more than $1/2$ LSB during the AD670's $10\mu s$ conversion cycle, the input should be held constant for the cycle's duration. The circuit shown in Figure 17 uses a CMOS switch and two capacitors to sample/hold the input. The AD670's STATUS output, once inverted, supplies the sample/hold (S/H) signal.

A convert command applied on the \overline{CE} , \overline{CS} OR R/\overline{W} lines will initiate the conversion. The AD670's STATUS output, once inverted, supplies the sample/hold signal to the CD4066. The CD4066 CMOS switch shown in Figure 17 was chosen for its fast transition times, low on-resistance and low cost. The control input's propagation delay for switch-closed to switch-open should remain less than 150ns to ensure that the sample-to-hold transition occurs before the first bit decision in the AD670.




Figure 17. Low Cost Sample-and-Hold Circuit for AD670

Since settling to 1/2LSB at 8-bits of resolution requires 6.2 RC time constants, the 500pF hold capacitors and CD4066's 300Ω on-resistance yield an acquisition time of under 1μs, assuming a low impedance source.

This sample/hold approach makes use of the differential capabilities of the AD670. Because 500pF hold capacitors are used on both VIN+ and VIN- inputs, the droop rate depends only on the offset current of the AD670, typically 20nA. With the matched 500pF capacitors, the droop rate is 40μV/μs. The input will then droop only 0.4mV (0.4LSB) during the AD670's 10μs conversion time. The differential approach also minimizes pedestal error since only the difference in charge injection between the two switches results in errors at the A/D.

The fast conversion time and differential and common-mode capabilities of the AD670 permit this simple sample-hold design to perform well with low sample-to-hold offset, droop rate of about 40μV/μs and acquisition time under 1μs. The effective aperture time of the AD670 is reduced by about 2 orders of magnitude with this circuit, allowing frequencies to be converted up to several kilohertz.

While no input anti-aliasing filter is shown, filtering will be necessary to prevent output errors if higher frequencies are present in the input signal. Many practical variations are possible with this circuit, including input MUX control, for digitizing a number of AC channels.

IBM PC INTERFACE

The AD670 appears in Figure 18 interfaced to the IBM PC. Since the device resides in I/O space, its address is decoded from only the lower ten address lines and must be gated with AEN (active low) to mask out internal (DMA) cycles which use the same I/O address space. This active low signal is applied to CS. AO, meanwhile, is reserved for the R/W input. This places




Figure 18. IBM PC Interface to AD670

the AD670 in two adjacent addresses; one for starting the conversion and the other for reading the result. The IOR and IOW signals are then gated and applied to \overline{CE} , while the lower two data lines are applied to FORMAT and BPO/UP0 inputs to provide software programmable input formats and output coding.

In BASIC, a simple OUT ADDR, WORD command initiates a conversion. While the upper six bits of the data WORD are meaningless, the lower two bits define the analog input format and digital output coding according to Table IV. The data is available ten microseconds later (which is negligible in BASIC) and can be read using INP (ADDR + 1). The 3-line subroutine in Figure 19, used in conjunction with the interface of Figure 18, converts an analog input within a bipolar range to an offset binary coded digital word.

NOTE: Due to the large number of options that may be installed in the PC, the I/O bus loading should be limited to one Schottky TTL load. Therefore, a buffer/driver should be used when interfacing more than two AD670's to the I/O bus.

DATA	INPUT FORMAT	OUTPUT CODING
0	Unipolar	Straight Binary
1	Bipolar	Offset Binary
2	Unipolar	2's Complement
3	Bipolar	2's Complement

Table IV.

10	OUT &H310,1	'INITIATE CONVERSION
20	ANALOGIN=INP (&H311)	'READ ANALOG INPUT
30	RETURN	

Figure 19. Conversion Subroutine

FEATURES

Complete 8-Bit A/D Converter with Reference, Clock and Comparator
30 μ s Maximum Conversion Time
Full 8- or 16-Bit Microprocessor Bus Interface
Unipolar and Bipolar Inputs
No Missing Codes Over Temperature
Operates on +5V and -12V to -15V Supplies

PRODUCT DESCRIPTION

The AD673 is a complete 8-bit successive approximation analog-to-digital converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register (SAR) and 3 state output buffers—all fabricated on a single chip. No external components are required to perform a full accuracy 8-bit conversion in 20 μ s.

The AD673 incorporates advanced integrated circuit design and processing technologies. The successive approximation function is implemented with I²L (integrated injection logic). Laser trimming of the high stability SiCr thin film resistor ladder network insures high accuracy, which is maintained with a temperature compensated sub-surface Zener reference.


Operating on supplies of +5V and -12V to -15V, the AD673 will accept analog inputs of 0 to +10V or -5V to +5V. The trailing edge of a positive pulse on the CONVERT line initiates the 20 μ s conversion cycle. DATA READY indicates completion of the conversion.

The AD673 is available in two versions. The AD673J as specified over the 0 to +70°C temperature range and the AD673S guarantees $\pm 1/2$ LSB relative accuracy and no missing codes from -55°C to +125°C.

Two package configurations are offered. All versions are also offered in a 20-pin hermetically sealed ceramic DIP. The AD673J is also available in a 20-pin plastic DIP.

*Protected by U.S. Patent Nos. 3,940,760; 4,213,806; 4,136,349; 4,400,689; and 4,400,690

AD673 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. The AD673 is a complete 8-bit A/D converter. No external components are required to perform a conversion.
2. The AD673 interfaces to many popular microprocessors without external buffers or peripheral interface adapters.
3. The device offers true 8-bit accuracy and exhibits no missing codes over its entire operating temperature range.
4. The AD673 adapts to either unipolar (0 to +10V) or bipolar (-5V to +5V) analog inputs by simply grounding or opening a single pin.
5. Performance is guaranteed with +5V and -12V or -15V supplies.

SPECIFICATIONS

($T_A = 25^\circ\text{C}$, $V_+ = +5\text{V}$, $V_- = -12\text{V}$ or -15V , all voltages measured with respect to digital common, unless otherwise indicated)

Model	AD673J			AD673S			Units
	Min	Typ	Max	Min	Typ	Max	
RESOLUTION		8			8		Bits
RELATIVE ACCURACY, ¹ $T_A = T_{\min}$ to T_{\max}			$\pm 1/2$ $\pm 1/2$			$\pm 1/2$ $\pm 1/2$	LSB LSB
FULL SCALE CALIBRATION ²		± 2			± 2		LSB
UNIPOLAR OFFSET			$\pm 1/2$			$\pm 1/2$	LSB
BIPOLAR OFFSET			$\pm 1/2$			$\pm 1/2$	LSB
DIFFERENTIAL NONLINEARITY, ³ $T_A = T_{\min}$ to T_{\max}	8 8			8 8			Bits Bits
TEMPERATURE RANGE	0		+70	-55		+125	$^\circ\text{C}$
TEMPERATURE COEFFICIENTS							
Unipolar Offset			± 1			± 1	LSB
Bipolar Offset			± 1			± 1	LSB
Full Scale Calibration ²			± 2			± 2	LSB
POWER SUPPLY REJECTION							
Positive Supply +4.5V $\leq V_+ \leq$ +5.5V			± 2			± 2	LSB
Negative Supply -15.75V $\leq V_- \leq$ -14.25V			± 2			± 2	LSB
-12.6V $\leq V_- \leq$ -11.4V			± 2			± 2	LSB
ANALOG INPUT IMPEDANCE	3.0	5.0	7.0	3.0	5.0	7.0	k Ω
ANALOG INPUT RANGES							
Unipolar	0		+10	0		+10	V
Bipolar	-5		+5	-5		+5	V
OUTPUT CODING							
Unipolar		Positive True Binary			Positive True Binary		
Bipolar		Positive True Offset Binary			Positive True Offset Binary		
LOGIC OUTPUT							
Output Sink Current ($V_{OUT} = 0.4\text{V max}$, T_{\min} to T_{\max})	3.2			3.2			mA
Output Source Current ⁴ ($V_{OUT} = 2.4\text{V max}$, T_{\min} to T_{\max})	0.5			0.5			mA
Output Leakage			± 40			± 40	μA
LOGIC INPUTS							
Input Current			± 100			± 100	μA
Logic "1"	2.0		0.8	2.0		0.8	V
Logic "0"							V
CONVERSION TIME, T_A and T_{\min} to T_{\max}	10	20	30	10	20	30	μs
POWER SUPPLY							
V_+	+4.5	+5.0	+7.0	+4.5	+5.0	+7.0	V
V_-	-11.4	-15	-16.5	-11.4	-15	-16.5	V
OPERATING CURRENT							
V_+		15	20		15	20	mA
V_-		9	15		9	15	mA

NOTES

¹Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero to the full scale of the device.

²Full scale calibration is guaranteed trimmable to zero with an external 200 Ω potentiometer in place of the 15 Ω fixed resistor.

Full scale is defined as 10 volts minus 1LSB, or 9.961 volts.

³Defined as the resolution for which no missing codes will occur.

⁴The data output lines have active pull-ups to source 0.5mA. The DATA READY line is open collector with a nominal 6k Ω internal pull-up resistor.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS

V+ to Digital Common	0 to +7V
V- to Digital Common	0 to -16.5V
Analog Common to Digital Common	±1V
Analog Input to Analog Common	±15V
Control Inputs	0 to V+
Digital Outputs (High Impedance State)	0 to V+
Power Dissipation	800mW

FUNCTIONAL DESCRIPTION

A block diagram of the AD673 is shown in Figure 1. The positive CONVERT pulse must be at least 500ns wide. \overline{DR} goes high within 1.5 μ s after the leading edge of the convert pulse indicating that the internal logic has been reset. The negative edge of the CONVERT pulse initiates the conversion. The internal 8-bit current output DAC is sequenced by the integrated injection logic (I^2L) successive approximation register (SAR) from its most significant bit to least significant bit to provide an output current which accurately balances the input signal current through the 5k Ω resistor. The comparator determines whether the addition of each successively weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is more, the bit is turned off. After testing all bits, the SAR contains a 8-bit binary code which accurately represents the input signal to within (0.05% of full scale).

The SAR drives \overline{DR} low to indicate that the conversion is complete and that the data is available to the output buffers. $\overline{DATA ENABLE}$ can then be activated to enable the 8-bits of data desired. $\overline{DATA ENABLE}$ should be brought high prior to the




Figure 1. AD673 Functional Block Diagram

AD673 ORDERING GUIDE

AD673 ORDERING GUIDE

Model	Temperature Range	Relative Accuracy	Package Options*
AD673JN	0 to +70°C	± 1/2LSB max	Plastic DIP (N-20)
AD673JD	0 to +70°C	± 1/2LSB max	Ceramic DIP (D-20)
AD673SD	-55°C to +125°C	± 1/2LSB max	Ceramic DIP (D-20)
AD673JP	0 to +70°C	± 1/2LSB max	PLCC (P-20A)

*See Section 13 for package outline information.

next conversion to place the output buffers in the high impedance state.

The temperature compensated buried Zener reference provides the primary voltage reference to the DAC and ensures excellent stability with both time and temperature. The bipolar offset input controls a switch which allows the positive bipolar offset current (exactly equal to the value of the MSB less 1/2LSB) to be injected into the summing (+) node of the comparator to offset the DAC output. Thus the nominal 0 to +10V unipolar input range becomes a -5V to +5V range. The 5k Ω thin film input resistor is trimmed so that with a full scale input signal, an input current will be generated which exactly matches the DAC output with all bits on.

UNIPOLAR CONNECTION

The AD673 contains all the active components required to perform a complete A/D conversion. Thus, for many applications, all that is necessary is connection of the power supplies (+5V and -12V to -15V), the analog input and the convert pulse. However, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in Figure 2.

The standard unipolar 0 to +10V range is obtained by shorting the bipolar offset control pin (pin 16) to digital common (pin 17).




Figure 2. AD673 Pin Connections

Full Scale Calibration

The 5k Ω thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC—plus about 0.3%—when an analog input voltage of 9.961 volts (10 volts – 1LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.961 volt full scale can be achieved to sufficient accuracy by simply inserting a 15 Ω resistor in series with the analog input to pin 14. Typical full scale calibration error will then be within ± 2 LSB or $\pm 0.8\%$. If more precise calibration is desired, a 200 Ω trimmer should be used instead. Set the analog input at 9.961 volts, and set the trimmer so that the output code is just at the transition between 11111 10 and 1111111. Each LSB will then have a weight of 39.06mV. If a nominal full scale of 10.24 volts is desired (which makes the LSB have a weight of exactly 40.0mV), a 100 Ω resistor and a 100 Ω trimmer (or a 200 Ω trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of 5k Ω . Figure 3 illustrates the connections required for full scale calibration.




Figure 3. Standard AD673 Connections

Unipolar Offset Calibration

Since the Unipolar Offset is less than $\pm \frac{1}{2}$ LSB for all versions of the AD673, most applications will not require trimming. Figure 4 illustrates two trimming methods which can be used if greater accuracy is necessary.

Figure 4a shows how the converter zero may be offset to correct for initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode.




Figure 4a.




Figure 4b.

Figure 4. Unipolar Offset Trimming

Figure 5 shows the nominal transfer curve near zero for an AD673 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics.




Figure 5. AD673 Transfer Curve – Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights % 39.06mV)

This offset can easily be accomplished as shown in Figure 4b. At balance (after a conversion) approximately 2mA flows into the Analog Common terminal. A 10 Ω resistor in series with this terminal will result in approximately the desired $\frac{1}{2}$ bit offset of the transfer characteristics. The nominal 2mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a 20 Ω potentiometer (connected as a rheostat) can be used as R1. Additional negative offset range may be obtained by using larger values of R1. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of $\frac{1}{2}$ LSB is introduced, full scale trimming as described on the previous page should be done with an analog input of 9.941 volts.

NOTE: During a conversion, transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle appropriately during a conversion. Capacitive decoupling will “pump up” and fail to settle resulting in conversion errors. Power supply decoupling, which returns to analog signal common, should go to the signal input side of the resistive offset network.

BIPOLAR CONNECTION

To obtain the bipolar $-5V$ to $+5V$ range with an offset binary output code, the bipolar offset control pin is left open.

A -5.00 volt signal will give a 8-bit code of 00000000; an input of 0.00 volts results in an output code of 10000000 and $+4.961$ volts at the input yields the 11111111 code. The nominal transfer curve is shown in Figure 6.




Figure 6. AD673 Transfer Curve-Bipolar Operation

Note that in the bipolar mode, the code transitions are offset $1/4$ LSB such that an input voltage of 0 volts $-5mV$ to $+35mV$ yields the code representing zero (10000000). Each output code is then centered on its nominal input voltage.

Full Scale Calibration

Full Scale Calibration is accomplished in the same manner as in Unipolar operation except the full scale input voltage is $+4.61$ volts.

Negative Full Scale Calibration

The circuit in Figure 4a can also be used in Bipolar operation to offset the input voltage (nominally $-5V$) which results in the 000000 00 code. R2 should be omitted to obtain a symmetrical range.

The bipolar offset control input is not directly TTL compatible but a TTL interface for logic control can be constructed as shown in Figure 7.




Figure 7. Bipolar Offset Controlled by Logic Gate
Gate Output = 1 Unipolar 0-10V Input Range
Gate Output = 0 Bipolar $\pm 5V$ Input Range

SAMPLE-HOLD AMPLIFIER CONNECTION TO THE AD673

Many situations in high-speed acquisition systems or digitizing rapidly changing signals require a sample-and-hold amplifier (SHA) in front of the A-D converter. The SHA can acquire and hold a signal faster than the converter can perform a conversion. A SHA can also be used to accurately define the exact point in time at which the signal is sampled. For the AD673, a SHA can also serve as a high input impedance buffer.

Figure 8 shows the AD673 connected to the AD582 monolithic SHA for high speed signal acquisition. In this configuration, the AD582 will acquire a 10 volt signal in less than $10\mu s$ with a droop rate less than $100\mu V/ms$.

\overline{DR} goes high after the conversion is initiated to indicate that reset of the SAR is complete. In Figure 8 it is also used to put the AD582 into the hold mode while the AD673 begins its conversion cycle. (The AD582 settles to final value well in advance of the first comparator decision inside the AD673).

\overline{DR} goes low when the conversion is complete placing the AD582 back in the sample mode. Configured as shown in Figure 8, the next conversion can be initiated after a $10\mu s$ delay to allow for signal acquisition by the AD582.

Observe carefully the ground, supply, and bypass capacitor connections between the two devices. This will minimize ground noise and interference during the conversion cycle.




Figure 8. Sample-Hold Interface to the AD673

GROUNDING CONSIDERATIONS

The AD673 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as $\pm 200\text{mV}$ of common mode voltage between the two commons. This permits more flexible control of system common bussing and digital and analog returns.

In normal operation, the Analog Common terminal may generate transient currents of up to 2mA during a conversion. In addition a static current of about 2mA will flow into Analog Common in the unipolar mode after a conversion is complete. The Analog Common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is ± 1 volt. It is recommended that a parallel pair of back-to-back protection diodes be connected between the commons if they are not connected locally.

CONTROL AND TIMING OF THE AD673

The operation of the AD673 is controlled by two inputs: CONVERT and DATA ENABLE.

Starting a Conversion

The conversion cycle is initiated by a positive-going CONVERT pulse at least 500ns wide. The rising edge of this pulse resets the internal logic, clears the result of the previous conversion, and sets $\overline{\text{DR}}$ high. The falling edge of CONVERT begins the conversion cycle. When conversion is completed $\overline{\text{DR}}$ returns low. During the conversion cycle, $\overline{\text{DE}}$ should be held high. If $\overline{\text{DE}}$ goes low during a conversion, the data output buffers will be enabled and intermediate conversion results will be present on the data output pins. This may cause bus conflicts if other devices in a system are trying to use the bus.




Figure 9. Convert Timing

Reading the Data

The three-state data output buffers is enabled by $\overline{\text{DE}}$. Access time of these buffers is typically 150ns (250 maximum). The Data outputs remain valid until 50ns after the enable signal returns high, and are completely into the high-impedance state 100ns later.




Figure 10. Read Timing

TIMING SPECIFICATIONS

Parameter	Symbol	Min	Typ	Max	Units
CONVERT Pulse Width	t_{CS}	500	—	—	ns
$\overline{\text{DR}}$ Delay from CONVERT	t_{DSC}	—	1	1.5	μs
Conversion Time	t_C	10	20	30	μs
Data Access Time	t_{DD}	0	150	250	ns
Data Valid after $\overline{\text{DE}}$					
High	t_{HD}	50	—	—	ns
Output Float Delay	t_{HL}	—	100	200	ns

MICROPROCESSOR INTERFACE CONSIDERATIONS – GENERAL

When an analog-to-digital converter like the AD673 is interfaced to a microprocessor, several details of the interface must be considered. First, a signal to start the converter must be generated; then an appropriate delay period must be allowed to pass before valid conversion data may be read. In most applications, the AD673 can interface to a microprocessor system with little or no external logic.

The most popular control signal configuration consists of decoding the address assigned to the AD673, then gating this signal with the system's WR signal to generate the CONVERT pulse, and gating it with RD to enable the output buffers. The use of a memory address and memory WR and RD signals denotes "memory-mapped" I/O interfacing, while the use of a separate I/O address space denotes "isolated I/O" interfacing.

Figure 11 shows a generalized diagram of the control logic for an AD673 interfaced to an 8-bit data bus, where an address ADC ADDR has been decoded. ADC ADDR starts the converter when written to (the actual data being written to the converter does not matter) and contains the high byte data during read operations.




Figure 11. General AD673 Interface to 8-Bit Microprocessor

In systems where this read-write interface is used, at least 30 microseconds (the maximum conversion time) must be allowed to pass between starting a conversion and reading the results. This delay or "timeout" period can be implemented in a short software routine such as a countdown loop, enough dummy instructions to consume 30 microseconds, or enough actual useful instructions to consume the required time. In tightly-timed systems, the \overline{DR} line may be read through an external three-state buffer to determine precisely when a conversion is complete. Higher-speed systems may choose to use \overline{DR} to signal an interrupt to the processor at the end of a conversion.




Figure 12. Typical AD673 Timing Diagram

CONVERT Pulse Generation

The AD673 is tested with a CONVERT pulse width of 500ns and will typically operate with a pulse as short as 300ns. However, some microprocessors produce active WR pulses which are shorter than this. Either of the circuits shown in Figure 13 can be used to generate an adequate CONVERT pulse for the AD673. In both circuits, the short low-going WR pulse sets the CONVERT line high through a flip-flop. The rising edge of \overline{DR} (which signifies that the internal logic has been reset) resets the flip-flop and brings CONVERT low, which starts the conversion.

Note that t_{DSC} is slightly longer when the result of the previous conversion contains a logic 1 on the LSB. This means that the actual CONVERT pulse generated by the circuits in Figure 13 will vary slightly in width.




Figure 13a. Using 74LS00 Figure 13b. Using 1/2 74LS74

AD674A*

FEATURES

Complete 12-Bit A/D Converter with Reference and Clock

Faster Version of AD574A

8- and 16-Bit Bus Interface

No Missing Codes Over Temperature


15 μ s max Conversion Time

$\pm 12V$ and $\pm 15V$ Operation

Unipolar and Bipolar Inputs

DIP Package

AD674A FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD674A is a complete 12-bit successive-approximation analog-to-digital converter with three-state output buffer circuitry for direct interface to an 8- and 16-bit microprocessor bus. A high-precision voltage reference and clock are included on-chip, and the circuit requires only power supplies and control signals for operation.

The AD674A is pin compatible with the industry-standard AD574A but offers faster conversion time and bus-access speed.

The AD674A design is implemented with two LSI chips each containing both analog and digital circuitry, resulting in the maximum performance and flexibility at the lowest cost. The chips are laser trimmed at the wafer stage to obtain full rated performance without external trims.

The AD674A is available in six different grades. The AD674AJ, K, and L grades are specified for operation over the 0 to +70°C temperature range. The AD674AS, T, and U are specified for the -55°C to +125°C range. All grades are available in a 28-pin hermetically sealed ceramic DIP.

The S, T, and U grades are also available with optional processing to MIL-STD-883C Class B in 28-pin DIP. The Analog Devices Military Products Databook should be consulted for details on /883B testing of the AD674A.

*Protected by U.S. Patent Nos. 3,803,590; 4,213,806; 4,511,413; RE 28,633.

PRODUCT HIGHLIGHTS

- The AD674A interfaces to most 8- or 16-bit microprocessors. Multiple-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 bits of output data can be read either as one 12-bit word or as two 8-bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
- The precision, laser-trimmed scaling and bipolar offset resistors provide four calibrated ranges: 0 to +10 and 0 to +20 volts unipolar, -5 to +5 and -10 to +10 volts bipolar. Typical bipolar offset and full-scale calibration errors of $\pm 0.1\%$ can be trimmed to zero with one external component each.
- The internal buried zener reference is trimmed to 10.00 volts with 1% maximum error and 15ppm/°C typical T.C. The reference is available externally and can drive up to 2.0mA beyond the requirements of the reference and bipolar offset resistors.

3

SPECIFICATIONS (@ = 25°C with $V_{CC} = +15V$ or $+12V$, $V_{LOGIC} = +5V$, $V_{EE} = -15V$ or $-12V$ unless otherwise indicated)

Model	AD674AJ			AD674AK			AD674AL			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			12			12			12	Bits
LINEARITY ERROR			± 1			$\pm 1/2$			$\pm 1/2$	LSB
T_{min} to T_{max}			± 1			$\pm 1/2$			$\pm 1/2$	LSB
DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed)										
T_{min} to T_{max}	11			12			12			Bits
UNIPOLAR OFFSET (Adjustable to zero)			± 2			± 2			± 2	LSB
BIPOLAR OFFSET (Adjustable to zero)			± 10			± 4			± 4	LSB
FULL-SCALE CALIBRATION ERROR (with fixed 50 Ω resistor from REF OUT to REF IN) (Adjustable to zero)		0.1	0.25		0.1	0.25		0.1	0.25	% of F.S.
TEMPERATURE RANGE	0		+70	0		+70	0		+70	°C
TEMPERATURE COEFFICIENTS (Using internal reference)										
T_{min} to T_{max}										
Unipolar Offset			± 2 (10)			± 1 (5)			± 1 (5)	LSB (ppm/°C)
Bipolar Offset			± 2 (10)			± 1 (5)			± 1 (5)	LSB (ppm/°C)
Full-Scale Calibration			± 9 (50)			± 5 (27)			± 2 (10)	LSB (ppm/°C)
POWER SUPPLY REJECTION										
Max change in Full Scale Calibration										
$V_{CC} = 15V \pm 1.5V$ or $12V \pm 0.6V$			± 2			± 1			± 1	LSB
$V_{LOGIC} = 5V \pm 0.5V$			$\pm 1/2$			$\pm 1/2$			$\pm 1/2$	LSB
$V_{EE} = -15V \pm 1.5V$ or $-12V \pm 0.6V$			± 2			± 1			± 1	LSB
ANALOG INPUT										
Input Ranges										
Bipolar	-5		+5	-5		+5	-5		+5	Volts
	-10		+10	-10		+10	-10		+10	Volts
Unipolar	0		+10	0		+10	0		+10	Volts
	0		+20	0		+20	0		+20	Volts
Input Impedance										
10 Volt Span	3	5	7	3	5	7	3	5	7	k Ω
20 Volt Span	6	10	14	6	10	14	6	10	14	k Ω
DIGITAL CHARACTERISTICS ¹ (T_{min} to T_{max})										
Inputs										
Logic "1" Voltage	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	Volts
Logic "0" Voltage	-0.5		+0.8	-0.5		+0.8	-0.5		+0.8	Volts
Current	-100		+100	-100		+100	-100		+100	μ A
Capacitance		5			5			5		pF
Outputs (DB11-DB0, STS)										
Logic "1" Voltage ($I_{SOURCE} \leq 500\mu A$)	+2.4			+2.4			+2.4			Volts
Logic "0" Voltage ($I_{SINK} \leq 1.6mA$)			+0.4			+0.4			+0.4	Volts
Leakage (DB11-DB0, High-Z State)	-20		+20	-20		+20	-20		+20	μ A
Capacitance		5			5			5		pF
POWER SUPPLIES										
Operating Range										
V_{LOGIC}	+4.5		+5.5	+4.5		+5.5	+4.5		+5.5	Volts
V_{CC}	+11.4		+16.5	+11.4		+16.5	+11.4		+16.5	Volts
V_{EE}	-11.4		-16.5	-11.4		-16.5	-11.4		-16.5	Volts
Operating Current										
I_{LOGIC}		30	40		30	40		30	40	mA
I_{CC}		2	5		2	5		2	5	mA
I_{EE}		18	29		18	29		18	29	mA
POWER DISSIPATION		390	720		390	720		390	720	mW
INTERNAL REFERENCE VOLTAGE	9.9	10.0	10.1	9.9	10.0	10.1	9.9	10.0	10.1	Volts
Output current (available for external loads) ²			2.0			2.0			2.0	mA
(External load should not change during conversion)										

NOTES

¹Detailed Timing Specifications appear in the Timing Section.

²The reference should be buffered for operation on $\pm 12V$ supplies.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Model	AD674AS			AD674AT			AD674AU			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			12			12			12	Bits
LINEARITY ERROR			±1			±1/2			±1/2	LSB
T_{min} to T_{max}			±1			±1			±1	LSB
DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed)										
T_{min} to T_{max}	11			12			12			Bits
UNIPOLAR OFFSET (Adjustable to zero)			±2			±2			±2	LSB
BIPOLAR OFFSET (Adjustable to zero)			±10			±4			±4	LSB
FULL-SCALE CALIBRATION ERROR (with fixed 50Ω resistor from REF OUT to REF IN) (Adjustable to zero)		0.1	0.25		0.1	0.25		0.1	0.25	% of F.S.
TEMPERATURE RANGE	-55		+125	-55		+125	-55		+125	°C
TEMPERATURE COEFFICIENTS (Using internal reference)										
T_{min} to T_{max}										
Unipolar Offset			±2 (5)			±1 (2.5)			±1 (2.5)	LSB (ppm/°C)
Bipolar Offset			±4 (10)			±2 (5)			±1 (2.5)	LSB (ppm/°C)
Full-Scale Calibration			±20 (50)			±10 (25)			±5 (12.5)	LSB (ppm/°C)
POWER SUPPLY REJECTION										
Max change in Full Scale Calibration										
$V_{CC} = 15V \pm 1.5V$ or $12V \pm 0.6V$			±2			±1			±1	LSB
$V_{LOGIC} = 5V \pm 0.5V$			±1/2			±1/2			±1/2	LSB
$V_{EE} = -15V \pm 1.5V$ or $-12V \pm 0.6V$			±2			±1			±1	LSB
ANALOG INPUT										
Input Ranges										
Bipolar	-5		+5	-5		+5	-5		+5	Volts
	-10		+10	-10		+10	-10		+10	Volts
Unipolar	0		+10	0		+10	0		+10	Volts
	0		+20	0		+20	0		+20	Volts
Input Impedance										
10 Volt Span	3	5	7	3	5	7	3	5	7	kΩ
20 Volt Span	6	10	14	6	10	14	6	10	14	kΩ
DIGITAL CHARACTERISTICS ¹ (T_{min} to T_{max})										
Inputs										
Logic "1" Voltage	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	Volts
Logic "0" Voltage	-0.5		+0.8	-0.5		+0.8	-0.5		+0.8	Volts
Current	-100		+100	-100		+100	-100		+100	μA
Capacitance		5			5			5		pF
Outputs (DB11-DB0, STS)										
Logic "1" Voltage ($I_{SOURCE} \leq 500\mu A$)	+2.4			+2.4			+2.4			Volts
Logic "0" Voltage ($I_{SINK} \leq 1.6mA$)			+0.4			+0.4			+0.4	Volts
Leakage (DB11-DB0, High-Z State)	-20		+20	-20		+20	-20		+20	μA
Capacitance		5			5			5		pF
POWER SUPPLIES										
Operating Range										
V_{LOGIC}	+4.5		+5.5	+4.5		+5.5	+4.5		+5.5	Volts
V_{CC}	+11.4		+16.5	+11.4		+16.5	+11.4		+16.5	Volts
V_{EE}	-11.4		-16.5	-11.4		-16.5	-11.4		-16.5	Volts
Operating Current										
I_{LOGIC}		30	40		30	40		30	40	mA
I_{CC}		2	5		2	5		2	5	mA
I_{EE}		18	29		18	29		18	29	mA
POWER DISSIPATION		390	720		390	720		390	720	mW
INTERNAL REFERENCE VOLTAGE	9.9	10.0	10.1	9.9	10.0	10.1	9.9	10.0	10.1	Volts
Output current (available for external loads) ²			2.0			2.0			2.0	mA
(External load should not change during conversion)										

NOTES

¹Detailed Timing Specifications appear in the Timing Section.
²The reference should be buffered for operation on ±12V supplies.
 Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS*

V_{CC} to Digital Common	0 to +16.5V
V_{EE} to Digital Common	0 to -16.5V
V_{LOGIC} to Digital Common	0 to +7V
Analog Common to Digital Common	$\pm 1V$
Digital Inputs to Digital Common	-0.5V to $V_{LOGIC} + 0.5V$
Analog Inputs to Analog Common	V_{EE} to V_{CC}
$20V_{IN}$ to Analog Common	$\pm 24V$
REF OUT	Indefinite short to common Momentary short to V_{CC}

Chip Temperature	175°C
Power Dissipation	825mW
Lead Temperature, Soldering	300°C, 10sec
Storage Temperature	-65°C to +150°C

NOTES

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AD674A ORDERING GUIDE

Model	Temperature Range	Linearity Error (T_{min} to T_{max})	No Missing Codes (T_{min} to T_{max})	Full Scale T.C. (ppm/°C)	Package Option*
AD674AJD	0 to +70°C	$\pm 1LSB$	11 Bits	50.0	D-28
AD674AKD	0 to +70°C	$\pm 1/2LSB$	12 Bits	27.0	D-28
AD674ALD	0 to +70°C	$\pm 1/2LSB$	12 Bits	10.0	D-28
AD674ASD	-55°C to +125°C	$\pm 1LSB$	11 Bits	50.0	D-28
AD674ATD	-55°C to +125°C	$\pm 1LSB$	12 Bits	25.0	D-28
AD674AUD	-55°C to +125°C	$\pm 1LSB$	12 Bits	12.5	D-28

*See Section 13 for package outline information.

DEFINITIONS OF SPECIFICATIONS

LINEARITY ERROR

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale". The point used as "zero" occurs 1/2LSB (1.22mV for 10 volt span) before the first code transition (all zeros to only the LSB "on"). "Full scale" is defined as a level 1 1/2LSB beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The AD674AK, L, T, and U grades are guaranteed for maximum nonlinearity of $\pm 1/2$ LSB. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The AD674AJ and S grades are guaranteed to ± 1 LSB max error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one.

Note that the linearity error is not user adjustable.

DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)

A specification which guarantees no missing codes requires that every code combination appear in a monotonic increasing sequence as the analog input level is increased. Thus every code must have a finite width. For the AD674AK, L, T, and U grades, which guarantee no missing codes to 12-bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The AD674AJ and S grades guarantee no missing codes to 11-bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice very few of the 12-bit codes are missing.

UNIPOLAR OFFSET

The first transition should occur at a level 1/2LSB above analog common. Unipolar offset is defined as the deviation of the actual transition from that point. This offset can be adjusted as discussed later. The unipolar offset temperature coefficient specifies the maximum change of the transition point over temperature, with or without external adjustment.

BIPOLAR OFFSET

In the bipolar mode the major carry transition (0111 1111 1111 to 1000 0000 0000) should occur for an analog value 1/2LSB below analog common. The bipolar offset error and temperature coefficient specify the initial deviation and maximum change in the error over temperature.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters exhibit an inherent quantization uncertainty of $\pm 1/2$ LSB. This uncertainty is a fundamental characteristic of the quantization process and cannot be reduced for a converter of given resolution.

LEFT-JUSTIFIED DATA

The data format used in the AD674A is left-justified. This means that the data represents the analog input as a fraction of full scale, ranging from 0 to $\frac{4095}{4096}$. This implies a binary point to the left of the MSB.

FULL-SCALE CALIBRATION ERROR

The last transition (from 1111 1111 1110 to 1111 1111 1111) should occur for an analog value 1 1/2LSB below the nominal full scale (9.9963 volts for 10.000 volts full scale). The full-scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which is typically 0.05 to 0.1% of full scale, can be trimmed out as shown in Figures 3 and 4. The full-scale calibration error over temperature is given with and without the initial error trimmed out. The temperature coefficients for each grade indicate the maximum change in the full-scale gain from the initial value using the internal 10V reference.

TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset, and bipolar offset specify the maximum change from the initial (25°C) value to the value at T_{\min} or T_{\max} .

POWER SUPPLY REJECTION

The standard specifications for the AD674A assume use of +5.00 and ± 15.00 or ± 12.00 V supplies. The only effect of power supply error on the performance of the device will be a small change in the full-scale calibration. This will result in a linear change in all lower-order codes. The specifications show the maximum full-scale change from the initial value with the supplies at the various limits.

CODE WIDTH

A fundamental quantity for A/D converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit (LSB) of the full-scale range or 2.44mV out of 10 volts for a 12-bit ADC.

CIRCUIT OPERATION

The AD674A is a complete 12-bit A/D converter which requires no external components to provide the complete successive-approximation analog-to-digital conversion function. A block diagram of the AD674A is shown in Figure 1.




Figure 1. Block Diagram of AD674A 12-Bit A-to-D Converter

When the control section is commanded to initiate a conversion (as described later), it enables the clock and resets the successive-approximation register (SAR) to all zeros. Once a conversion cycle has begun, it cannot be stopped or re-started and data is not available from the output buffers. The SAR, timed by the clock, will sequence through the conversion cycle and return an end-of-convert flag to the control section. The control section will then disable the clock, bring the output status flag low, and enable control functions to allow data read functions by external command.

During the conversion cycle, the internal 12-bit current output DAC is sequenced by the SAR from the most-significant-bit (MSB) to least-significant-bit (LSB) to provide an output current which accurately balances the input signal current through the 5k Ω (or 10k Ω) input resistor. The comparator determines whether the addition of each successively-weighted bit current causes the DAC current sum to be greater or less than the input current; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within $\pm 1/2$ LSB.

The temperature-compensated buried zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to 10.00 volts $\pm 1\%$; it can supply up to 1.5mA to an external load in addition to the requirements of the reference input resistor (0.5mA) and bipolar offset resistor (1mA) when the AD674A is powered from ± 15 V supplies. If the AD674A is used with ± 12 V supplies, or if external current must be supplied over the full temperature range, an external buffer amplifier is recommended. Any external load on the AD674A reference must remain constant during conversion. The thin film application resistors are trimmed to match the full-scale output current of

the DAC. There are two 5k Ω input scaling resistors to allow either a 10 volt or 20 volt span. The 10k Ω bipolar offset resistor is grounded for unipolar operation and connected to the 10 volt reference for bipolar operation.

DRIVING THE AD674A ANALOG INPUT

The AD674A is a successive-approximation analog-to-digital converter. During the conversion cycle, the ADC input current is modulated by the DAC test current at approximately a 1MHz rate. Thus it is important to recognize that the signal source driving the AD674A must be capable of holding a constant output voltage under dynamically-changing load conditions.




Figure 2. Op Amp - AD674A Interface

The closed-loop output impedance of an op amp is equal to the open-loop output impedance (usually a few hundred ohms) divided by the loop gain at the frequency of interest. It is often assumed that the loop gain of a follower-connected op amp is sufficiently high to reduce the closed-loop output impedance to a negligibly small value, particularly if the signal is low frequency. However, the amplifier driving an AD674A must either have sufficient loop gain at 1MHz to reduce the closed-loop output impedance to a low value or have low open-loop output impedance. This can be accomplished by using a wideband op amp, such as the AD711.

If a sample-hold amplifier is required, the monolithic AD585 is recommended. Its output buffer will drive the AD674A input directly.

SUPPLY DECOUPLING AND LAYOUT CONSIDERATIONS

It is critically important that the AD674A power supplies be filtered, well regulated, and free from high frequency noise. Use of noisy supplies will cause unstable output codes. Switching power supplies are not recommended for circuits attempting to achieve 12-bit accuracy unless great care is used in filtering any switching spikes present in the output. Remember that a few millivolts of noise represents several counts of error in a 12-bit ADC.

Decoupling capacitors should be used on all power supply pins; the +5V supply decoupling capacitor should be connected directly from Pin 1 to Pin 15 (digital common) and the +V_{CC} and -V_{EE} pins should be decoupled directly to analog common (Pin 9). A suitable decoupling capacitor is a 4.7 μ F tantalum type in parallel with a 0.1 μ F disc ceramic type.

Circuit layout should attempt to locate the AD674A, associated analog input circuitry, and interconnections as far as possible from logic circuitry. For this reason, the use of wire-wrap circuit construction is not recommended. Careful printed-circuit construction is preferred.

UNIPOLAR RANGE CONNECTIONS FOR THE AD674A

The AD674A contains all the active components required to perform a complete 12-bit A/D conversion. Thus, for most situations, all that is necessary is connection of the power supplies (+5, +12/+15 and -12/-15 volts), the analog input, and the conversion initiation command, as discussed on the next page.




Figure 3. Unipolar Input Connections

All of the thin-film application resistors of the AD674A are trimmed for absolute calibration. Therefore, in many applications, no calibration trimming will be required. The absolute accuracy for each grade is given in the specification tables. For example, if no trims are used, the AD674A guarantees ± 2 LSB max zero offset error and $\pm 0.25\%$ (10LSB) max full scale error. If the offset trim is not required, Pin 12 can be connected directly to Pin 9; the two resistors and trimmer for Pin 12 are then not needed. If the full-scale trim is not required, a $50\Omega \pm 1\%$ metal film resistor should be connected between Pin 8 and Pin 10.

The analog input is connected between Pins 13 and 9 for a 0 to +10V input range, between Pins 14 and 9 for a 0 to +20V input range. The AD674A easily accommodates input signals beyond the supplies. For the 10 volt span input, the LSB has a nominal value of 2.44mV; for the 20 volt span, 4.88mV. If a 10.24V range is desired (nominal 2.5mV/bit), the gain trimmer (R2) should be replaced by a 50Ω resistor, and a 200Ω trimmer inserted in series with the analog input to Pin 13 (for a full-scale range of 20.48V (5mV/bit), use a 500Ω trimmer into Pin 14). The gain trim described below is now done with these trimmers. The nominal input impedance into Pin 13 is $5k\Omega$, and $10k\Omega$ into Pin 14.

UNIPOLAR CALIBRATION

The connections for unipolar ranges are shown in Figure 3. The AD674A is trimmed to a nominal $1/2$ LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 0000 0000 0000 to 0000 0000 0001) will occur for an input level of $+1/2$ LSB (1.22mV for 10V range).

If Pin 12 is connected to Pin 9, the unit will behave in this manner, within specifications. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately ± 15 mV of offset trim range.

The full-scale trim is done by applying a signal $1/2$ LSB below the nominal full scale (9.9963 for a 10V range). Trim R2 to give the last transition (1111 1111 1110 to 1111 1111 1111).

BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 4. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, one or both of the trimmers shown can be replaced by a $50\Omega \pm 1\%$ fixed resistor. The analog input is applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal $1/2$ LSB above negative full scale (-4.9988 V for the ± 5 V range) is applied and R1 is trimmed to give the first transition (0000 0000 0000 to 0000 0000 0001). Then a signal $1/2$ LSB below positive full scale ($+4.9963$ V for the ± 5 V range) is applied and R2 trimmed to give the last transition (1111 1111 1110 to 1111 1111 1111).




Figure 4. Bipolar Input Connections

GROUNDING CONSIDERATIONS

The analog common at Pin 9 is the ground reference point for the internal reference and is thus the "high quality" ground for the AD674A; it should be connected directly to the analog reference point of the system. In order to achieve all of the high accuracy performance available from the AD674A in an environment of high digital noise content, it is required that the analog and digital commons be connected together at the package. In some situations, the digital common at Pin 15 can be connected to the most convenient ground reference point; digital power return is preferred.

CONTROL LOGIC

The AD674A contains on-chip logic to provide conversion initiation and data read operations from signals commonly available in microprocessor systems. Figure 5 shows the internal logic circuitry of the AD674A.




Figure 5. AD674A Control Logic

The control signals CE, \overline{CS} , and R/\overline{C} control the operation of the converter. The state of R/\overline{C} when CE and \overline{CS} are both asserted determines whether a data read ($R/\overline{C} = 1$) or a convert ($R/\overline{C} = 0$) is in progress. The register control inputs A_0 and $12/\overline{8}$ control conversion length and data format. If a conversion is started with A_0 low, a full 12-bit conversion cycle is initiated. If A_0 is

high during a convert start, a shorter 8-bit conversion cycle results. During data read operations, A_0 determines whether the three-state buffers containing the 8 MSBs of the conversion result ($A_0 = 0$) or the 4 LSBs ($A_0 = 1$) are enabled. The $12/\overline{8}$ pin determines whether the output data is to be organized as two 8-bit words ($12/\overline{8}$ tied to DIGITAL COMMON) or a single 12-bit word ($12/\overline{8}$ tied to V_{LOGIC}). In the 8-bit mode, the byte addressed when A_0 is high contains the 4 LSBs from the conversion followed by four trailing zeroes. This organization allows the data lines to be overlapped for direct interface to 8-bit buses without the need for external three-state buffers.

An output signal, STS, indicates the status of the converter. STS goes high at the beginning of a conversion and returns low when the conversion cycle is complete.

CE	\overline{CS}	R/\overline{C}	$12/\overline{8}$	A_0	Operation
0	X	X	X	X	None
X	1	X	X	X	None
1	0	0	X	0	Initiate 12-Bit Conversion
1	0	0	X	1	Initiate 8-Bit Conversion
1	0	1	1	X	Enable 12-Bit Parallel Output
1	0	1	0	0	Enable 8 Most Significant Bits
1	0	1	0	1	Enable 4LSBs + 4 Trailing Zeroes

Table 1. AD674A Truth Table

TIMING

The AD674A is easily interfaced to a wide variety of microprocessors and other digital systems. Discussion of the timing requirements of the AD674A control signals will provide the system designer with useful insight into the operation of the device.

Figure 6 shows a complete timing diagram for the AD674A convert start operation. R/\overline{C} should be low before both CE and \overline{CS} are asserted; if R/\overline{C} is high, a read operation will momentarily

occur, possibly resulting in system bus contention. Either CE or \overline{CS} may be used to initiate a conversion. As shown in Figure 6, CE is used. Note that CE includes one less propagation delay than \overline{CS} and is therefore the faster input.

Once a conversion is started and the STS line goes high, convert start commands will be ignored until the conversion cycle is complete. The output data buffers cannot be enabled during conversion.




Figure 6. Convert Start Timing

CONVERT START TIMING - FULL CONTROL MODE

Symbol	Parameter	Min	Typ	Max	Units
t_{DSC}	STS Delay from CE			200	ns
t_{HEC}	CE Pulse Width	50			ns
t_{SSC}	\overline{CS} to CE Setup	50			ns
t_{HSC}	\overline{CS} Low During CE High	50			ns
t_{SRC}	R/\overline{C} to CE Setup	50			ns
t_{HRC}	R/\overline{C} Low During CE High	50			ns
t_{SAC}	A_0 to CE Setup	0			ns
t_{HAC}	A_0 Valid During CE High	50			ns
t_C	Conversion Time				
	8-Bit Cycle	6	8	10	μ s
	12-Bit Cycle	9	12	15	μ s

Figure 7 shows the timing for data read operations. During data read operations, access time is measured from the point where CE and R/C both are high (assuming CS is already low).





Figure 7. Read Cycle Timing

READ TIMING—FULL CONTROL MODE

Symbol	Parameter	Min	Typ	Max	Units
t_{DD}^1	Access Time (from CE)		75	150	ns
t_{HD}	Data Valid after CE Low	25			ns
t_{HL}^2	Output Float Delay			150	ns
t_{SSR}	CS to CE Setup	50			ns
t_{SSR}	R/C to CE Setup	0			ns
t_{SAR}	A ₀ to CE Setup	50			ns
t_{HSR}	CS Valid After CE Low	0			ns
t_{HRR}	R/C High After CE Low	0			ns
t_{HAR}	A ₀ Valid After CE low	50			ns


¹ t_{DD} is measured with the load circuit of Figure 8 and defined as the time required for an output to cross 0.4V or 2.4V.

² t_{HL} is defined as the time required for the data lines to change 0.5V when loaded with the circuit of Figure 9.



a. High-Z to Logic 1 b. High-Z to Logic 0

Figure 8. Load Circuit for Access Time Test



a. Logic 1 to High-Z b. Logic 0 to High-Z

Figure 9. Load Circuit for Output Float Delay Test

“STAND-ALONE” OPERATION

The AD674A can be used in a “stand-alone” mode, which is useful in systems with dedicated input ports available and thus not requiring full bus interface capability.

In this mode, CE and 12/8 are wired high, CS and A₀ are wired low, and conversion is controlled by R/C. The three-state buffers are enabled when R/C is high and a conversion starts when R/C goes low. This gives rise to two possible control signals—a high pulse or a low pulse. Operation with a low pulse is shown in Figure 10. In this case, the outputs are forced into the high-impedance state in response to the falling edge of R/C and return to valid logic levels after the conversion cycle is completed. The STS line goes high 200ns after R/C goes low and returns low 600ns after data is valid.

If conversion is initiated by a high pulse as shown in Figure 11, the data lines are enabled during the time when R/C is high. The falling edge of R/C starts the next conversion and the data lines return to three-state (and remain three-state) until the next high pulse of R/C.

3




Figure 10. Low Pulse for R/C—Outputs Enabled After Conversion




Figure 11. High Pulse for R/C—Outputs Enable While R/C High, Otherwise High-Z

STAND-ALONE MODE TIMING

Symbol	Parameter	Min	Typ	Max	Units
t_{HRL}	Low R/C Pulse Width	50			ns
t_{DS}	STS Delay from R/C			200	ns
t_{HDR}	Data Valid After R/C Low	25			ns
t_{HS}	STS Delay After Data Valid	30	55	600	ns
t_{HRH}	High R/C Pulse Width	150			ns
t_{DDR}	Data Access Time			150	ns

GENERAL A/D CONVERTER INTERFACE CONSIDERATIONS

A typical A/D converter interface routine involves several operations. First, a write to the ADC address initiates a conversion. The processor must then wait for the conversion cycle to complete, since most integrated circuit ADCs take longer than one instruction cycle to complete a conversion. Valid data can, of course, only be read after the conversion is complete. The AD674A provides an output signal (STS) which indicates when a conversion is in progress. This signal can be polled by the processor by reading it through an external three-state buffer (or other input port). The STS signal can also be used to generate an interrupt upon completion of conversion, if the system timing requirements are critical (bear in mind that the maximum conversion time of the AD674A is only 15 microseconds) and the processor has other tasks to perform during the ADC conversion cycle. Another possible time-out method is to assume that the ADC will take 15 microseconds to convert, and insert a sufficient number of "no-op" instructions to ensure that 15 microseconds of processor time is consumed.

Once conversion is complete, the data can be read. For converters with more data bits than are available on the bus, a choice of data formats is required, and multiple read operations are needed. The AD674A includes internal logic to permit direct interface to 8-bit and 16-bit data buses, selected by the state of the $12/\bar{8}$ input. In 16-bit bus applications ($12/\bar{8}$ high) the data lines (DB11 through DB0) may be connected to either the 12 most significant or 12 least significant bits of the data bus. The remaining four bits should be masked in software. The interface to an 8-bit data bus ($12/\bar{8}$ low) is done in a left-justified format. The even address (A0 low) contains the 8MSBs (DB11 through DB4). The odd address (A0 high) contains the 4LSBs (DB3 through DB0) in the upper half of the byte, followed by four trailing zeroes, thus eliminating bit masking instructions.

It is not possible to rearrange the AD674A data lines for right-justified 8-bit bus interface.





Figure 12. AD674A Data Format for 8-Bit Bus

FEATURES

200K Conversions per Second
100ns Bus Access Time
Unipolar and Bipolar Inputs
On-Board Reference and Clock
DC and ac Input Capability

AD678 FUNCTIONAL BLOCK DIAGRAM



3

PRODUCT DESCRIPTION

The AD678 is a complete analog-to-digital interface for dc and ac signals on one chip. It consists of a high-frequency sample-and-hold (SHA), a complete 12-bit A/D converter (ADC), and a versatile digital bus interface.

The AD678 is fabricated on Analog Devices' BiMOS process and combines low-power CMOS logic with high-precision bipolar linear circuits on one chip. It includes a precision band-gap voltage reference and clock generation circuitry, so no external components are required.

The analog input has an input impedance of 10M Ω which allows direct connection to unbuffered inputs without signal degradation. The input can be either unipolar or bipolar and has a full-scale range of 10V.

The AD678 includes a flexible digital interface. The 12 data bits can be accessed by a 16-bit bus in a single read operation or by an 8-bit bus in two read operations (8+4), with right or left justification. Data format is straight binary for unipolar mode and two's-complement binary for bipolar mode.

Conversions can occur in parallel with data transfer to a microprocessor or direct memory access controller. In addition, conversions can be initiated by an external clock that is asynchronous to the system clock.

The AD678 operates from +5V and \pm 12V supplies and dissipates 575mW. It is available in a 28-pin 0.6"-wide ceramic DIP, plastic DIP and 28-pin PLCC.

Screening to MIL-STD-883C Class B is also available.

PRODUCT HIGHLIGHTS

- Performance:** The AD678 offers a throughput of 200K conversions per second with 12 bits of accuracy.
- Integration:** The AD678 includes the SHA, ADC, 5V reference, clock and digital interface on one chip.
- Ease of use:** The AD678's high-impedance input, unipolar/bipolar capability, on-board reference, clock and high-speed bus interface minimize external component requirements. The pinout is designed to facilitate board layout. Factory trimming means that no calibration modes or external trimming are required for rated performance.
- Reliability:** The AD678 is fabricated on a single chip using Analog Devices' low-power BiMOS technology. Long-term reliability is thus enhanced in comparison with multichip and hybrid designs.

DC SPECIFICATIONS (@ T_A = 25°C, V_{CC} = +12V, V_{EE} = -12V, V_{DD} = +5V unless otherwise indicated)

Model	AD678J			AD678K			Units
	Min	Typ	Max	Min	Typ	Max	
TEMPERATURE RANGE	0		+70	0		+70	°C
ACCURACY							
Resolution	12			12			Bits
Integral Linearity Error							
T _{min} to T _{max}			±1			±1/2	LSB
Differential Linearity							
T _{min} to T _{max}	11			12			Bits
Unipolar Zero Error ¹			±2			±2	LSB
Bipolar Zero Error ¹			±2			±2	LSB
Gain Error ^{1,2}			±8(0.2)			±4(0.1)	LSB(%) max
Temperature Coefficients							
Unipolar Zero ³			±2(10)			±1(5)	LSB(ppm/°C)
Bipolar Zero ³			±2(10)			±1(5)	LSB(ppm/°C)
Gain ³			±9(50)			±5(27)	LSB(ppm/°C)
Gain ⁴			±2(10)			±2(10)	LSB(ppm/°C)
ANALOG INPUT							
Input Ranges							
Unipolar Range	0		+10	0		+10	V
Bipolar Range	-5		+5	-5		+5	V
Input Resistance		10			10		MΩ
Input Capacitance (f _{IN} = 100kHz)		10			10		pF
Input Settling Time (0.01%)		1			1		μs
Aperture Delay		10			10		ns
Aperture Jitter		150			150		ps
INTERNAL REFERENCE VOLTAGE ⁵	4.95		5.05	4.98		5.02	V
External Load							
Unipolar Mode			+1.5			+1.5	mA
Bipolar Mode			+0.5			+0.5	mA
POWER SUPPLIES							
Power Supply Rejection							
V _{CC} = +12V ±10% ⁶			±1			±1	LSB
V _{EE} = -12V ±10%			±1			±1	LSB
V _{DD} = +5V ±10%			±1			±1	LSB
Operating Current							
I _{CC}			20			20	mA
I _{EE}			24			24	mA
I _{DD}			8			8	mA
Power Consumption			575			575	mW

NOTES

¹Adjustable to zero.

²Includes internal voltage reference error.

³Includes internal voltage reference drift.

⁴Excludes internal voltage reference drift.

⁵With maximum external load applied.

⁶1.4V of headroom is required between V_{CC} and AIN.

Specifications subject to change without notice.

Model	AD678S			AD678T			Units
	Min	Typ	Max	Min	Typ	Max	
TEMPERATURE RANGE	-55		+125	-55		+125	°C
ACCURACY							
Resolution	12			12			Bits
Integral Linearity Error T _{min} to T _{max}			±1			±1/2	LSB
Differential Linearity T _{min} to T _{max}	11			12			Bits
Unipolar Zero Error ¹			±2			±2	LSB
Bipolar Zero Error ¹			±2			±2	LSB
Gain Error ^{1,2}			±8(0.2)			±4(0.1)	LSB (%) max
Temperature Coefficients							
Unipolar Zero ³			±2(5)			±1(2.5)	LSB (ppm/°C)
Bipolar Zero ³			±2(5)			±1(2.5)	LSB (ppm/°C)
Gain ³			±20(50)			±10(25)	LSB (ppm/°C)
Gain ⁴			±2(10)			±2(10)	LSB (ppm/°C)
ANALOG INPUT							
Input Ranges							
Unipolar Range	0		+10	0		+10	V
Bipolar Range	-5		+5	+5		+5	V
Input Resistance		10			10		MΩ
Input Capacitance (f _{IN} = 100kHz)		10			10		pF
Input Settling Time (0.01%)			1			1	μs
Aperture Delay		10			10		ns
Aperture Jitter		150			150		ps
INTERNAL REFERENCE VOLTAGE ⁵	4.95		5.05	4.98		5.02	V
External Load							
Unipolar Mode			+1.5			+1.5	mA
Bipolar Mode			+0.5			+0.5	mA
POWER SUPPLIES							
Power Supply Rejection							
V _{CC} = +12V ±10% ⁶			±1			±1	LSB
V _{CC} = -12V ±10%			±1			±1	LSB
V _{DD} = +5V ±10%			±1			±1	LSB
Operating Current							
I _{CC}			20			20	mA
I _{EE}			24			24	mA
I _{DD}			8			8	mA
Power Consumption			575			575	mW

NOTES

¹Adjustable to zero.²Includes internal voltage reference error.³Includes internal voltage reference drift.⁴Excludes internal voltage reference drift.⁵With maximum external load applied.⁶1.4V of headroom is required between V_{CC} and AIN.


Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Specification	With Respect To	Min	Max	Units
V _{CC}	AGND	-0.3	+18	V
V _{EE}	AGND	-18	+0.3	V
V _{CC}	V _{EE}	-0.3	+26.4	V
V _{DD}	DGND	0	+7	V
AGND	DGND	-1	+1	V
A _{IN} , REF _{IN}	AGND	-12	+12	V
REF _{IN}	V _{EE}	0	V _{CC}	V
REF _{IN}	V _{CC}	V _{EE}	0	V
Digital Inputs	DGND	-0.5	+7	V
Digital Outputs	DGND	-0.5	V _{DD} + 0.3	V
Max Junction Temperature			175	°C
Operating Temperature				
J and K grades		0	+70	°C
S and T grades		-55	+125	°C
Storage Temperature		-65	+150	°C
Lead Temperature (10 sec max)			+300	°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION



ESD SENSITIVITY

The AD678 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD678 has been classified as a Category A device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



AD678 ORDERING GUIDE

Temperature Range and Package Options*				Integral Nonlinearity
Plastic DIP (N-28) 0 to +70°C	PLCC (P-28A) 0 to +70°C	Ceramic DIP (D-28) 0 to +70°C	Ceramic DIP (D-28) -55°C to +125°C	T _{min} to T _{max}
AD678JN	AD678JP	AD678JD	AD678SD	± 1LSB
AD678KN	AD678KP	AD678KD	AD678TD	± 1/2LSB

*See Section 13 for package outline information.

AD678 PIN DESCRIPTION

Symbol	Pin No.	Type	Name and Function
AGND	7	P	Analog Ground. This is the ground return for AIN only.
AIN	6	AI	Analog Signal Input.
BIPOFF	10	AI	Bipolar Offset. Connect to AGND for +10V input unipolar mode and binary output coding. Connect to REF _{OUT} for ±5V input bipolar mode and twos-complement binary output coding.
\overline{CS}	4	DI	Chip Select. Active LOW.
DGND	14	P	Digital Ground.
DB11–DB4	26-19	DO	Data Bits 11 through 4. In 12-bit format (see 12/8 pin), these pins provide the upper 8 bits of data. In 8-bit format, these pins provide all 12 bits in two bytes (see R/L pin). Active HIGH.
DB3, DB2	18, 17	DO	Data Bits 3 and 2. In 12-bit format, these pins provide Data Bit 3 and Data Bit 2. Active HIGH. In 8-bit format they are undefined and should be tied to V _{DD} .
DB1 (R/L)	16	DO	In 12-bit format, Data Bit 1. Active HIGH.
DB0 (HBE)	15	DO	In 12-bit format, Data Bit 0. Active HIGH.
EOC	27	DO	End-Of-Convert. EOC goes LOW when a conversion starts and goes HIGH when the conversion is finished. In asynchronous mode, EOC is an open drain output and requires an external 3kΩ pull-up resistor. See EOCEN and SYNC pins for information on EOC gating.
\overline{EOCEN}	1	DI	End-Of-Convert Enable. Enables EOC pin. Active LOW.
HBE (DB0)	15	DI	In 8-bit format, High Byte Enable. If LOW, output contains high byte. If HIGH, output contains low byte.
\overline{OE}	2	DI	Output Enable. A down-going transition on \overline{OE} enables DB11 – DB0 in 12-bit format and DB11 – DB4 in 8-bit format. Gated with \overline{CS} . Active LOW.
REF _{IN}	9	AI	Reference Input. +5V input gives 10V full-scale range.
REF _{OUT}	8	AO	+5V Reference Output. Tied to REF _{IN} for normal operation.
R/L (DB1)	16	DI	In 8-bit format, Right/Left Justified. Sets alignment of 12-bit result within 16-bit field. Tied to V _{DD} for right-justified output and tied to DGND for left-justified output.
\overline{SC}	3	DI	Start Convert. Active LOW. See SYNC pin for gating.
SYNC	13	DI	Sync Control. If tied to V _{DD} (synchronous mode), \overline{SC} and EOC are gated by \overline{CS} . If tied to DGND (asynchronous mode), \overline{SC} and EOC are independent of \overline{CS} and EOC is an open drain output. EOC requires an external 3kΩ pull-up resistor in asynchronous mode.
V _{CC}	11	P	+12V Analog Power.
V _{EE}	5	P	–12V Analog Power.
V _{DD}	28	AI	+5V Digital Power.
12/8	12	DI	Twelve/Eight Bit Format. If tied to V _{DD} , sets output format to 12-bit parallel. If tied to DGND, sets output format to 8-bit multiplexed.


Type: AI = Analog Input.

AO = Analog Output.

DI = Digital Input (TTL and 5V CMOS compatible).

DO = Digital Output (TTL and 5V CMOS compatible). All DO pins are three-state drivers.

P = Power.



NOTES

1. IF SYNC = LOW, STATE OF \overline{CS} DOES NOT AFFECT CONVERT OPERATION. SEE THE START CONVERSION TRUTH TABLE FOR DETAILS.
2. EOC IS A THREE-STATE OUTPUT. SEE CONVERSION STATUS TRUTH TABLE FOR DETAILS.

AD678 Conversion Timing

CONVERSION TIMING

Specification	Min	Max	Units
t_{CP} Convert Pulse Width	65		ns
t_{AD} Aperture Delay	5	20	ns
t_{SD} Status Delay	0.3	1	μ s
t_{DU} Data Update Delay	2.5	4.5	μ s
t_{OD} Output Delay	10		ns
t_C Conversion Time		4	μ s
t_{CS} Convert Set-Up Delay	1		μ s
Continuous Conversion Mode:			
t_{CC} Convert Delay	0.5	1.5	μ s
t_{CR} Conversion Rate		5	μ s

START CONVERSION TRUTH TABLE

	INPUTS			STATUS
	SYNC	\overline{CS}	\overline{SC}	
Synchronous Mode	1	1	X	No Conversion
	1	0	$\overline{\nu}$	Start Conversion
	1	$\overline{\nu}$	0	Start Conversion
Asynchronous Mode	1	0	0	Continuous Conversion
	0	X	1	No Conversion
	0	X	$\overline{\nu}$	Start Conversion
	0	X	0	Continuous Conversion

CONVERSION CONTROL

In synchronous mode (SYNC = HIGH), both Chip Select (\overline{CS}) and Start Convert (\overline{SC}) must be brought LOW to start a conversion. In asynchronous mode (SYNC = LOW), a conversion is started by bringing \overline{SC} low, regardless of the state of \overline{CS} .

Before a conversion is started, End-Of-Convert (EOC) is HIGH and the sample-hold is in track mode. After a conversion is started, the sample-hold goes into hold mode and EOC goes LOW, signifying that a conversion is in progress. During the conversion, the sample-hold will go back into track mode and start acquiring the next sample.

When the conversion is finished, the result is loaded into the output register and EOC goes HIGH. A period of time of t_{CS} (Convert Set-Up) is required after EOC goes HIGH and before the next conversion is started. This resets internal logic states and guarantees minimum aperture jitter for the next conversion.

In track mode, the sample-hold will settle to $\pm 0.01\%$ (12 bits) in 1μ s max. The acquisition time does not affect the throughput rate as the AD678 goes back into track mode more than 1μ s before the next conversion. In multichannel systems, the input channel and gain can be switched as soon as EOC goes LOW if the maximum throughput rate of $1/(t_C + t_{CS})$ conversions/sec is needed.


If \overline{SC} is held LOW, the AD678 will convert continuously. EOC will go HIGH for a period of t_{CC} between conversions.

CONVERSION STATUS TRUTH TABLE


	INPUTS			OUTPUT	
	SYNC	\overline{CS}	\overline{EOCEN}	EOC	STATUS
Synchronous Mode	1	0	0	0	Converting
	1	0	0	1	Not Converting
	1	1	X	High Z	Either
	1	X	1	High Z	Either
Asynchronous Mode	0	X	0	0	Converting
	0	X	0	1	Not Converting
	0	X	1	High Z	Either

NOTES

- 1 = HIGH Voltage Level
- 0 = LOW Voltage Level
- X = Don't Care
- $\overline{\nu}$ = High to Low Transition. Must Stay Low for $t = t_{CP}$.



AD678 Output Timing (8-Bit Mode)



AD678 Output Timing (12-Bit Mode)

OUTPUT ENABLE TIMING

Specification	Min	Max	Units
t_{FS} Format Setup	60		ns
t_{RP} Read Pulse Width	100		ns
t_{BA} Access Time		100	ns
t_{BF} Float Delay		80	ns
t_{DH} Data Hold	10		ns

OUTPUT ENABLE TRUTH TABLES

12-BIT MODE ($12/\bar{8} = \text{HIGH}$)

INPUTS (\bar{CS} U \bar{OE})	OUTPUTS DB11 - DB0
1	High Z
$\bar{1}$	Enable 12-Bit Output

8-BIT MODE ($12/\bar{8} = \text{LOW}$)

	INPUTS			OUTPUTS							
	R/ \bar{L}	\bar{HBE}	(\bar{CS} U \bar{OE})	DB11...DB4							
	X	X	1	← High Z →							
Unipolar Mode	1	0	$\bar{1}$	0	0	0	0	a	b	c	d
	1	1	$\bar{1}$	e	f	g	h	i	j	k	l
	0	0	$\bar{1}$	a	b	c	d	e	f	g	h
	0	1	$\bar{1}$	i	j	k	l	0	0	0	0
Bipolar Mode	1	0	$\bar{1}$	a	a	a	a	b	c	d	
	1	1	$\bar{1}$	e	f	g	h	i	j	k	
	0	0	$\bar{1}$	a	b	c	d	e	f	g	
	0	1	$\bar{1}$	i	j	k	l	0	0	0	

OUTPUT ENABLE OPERATION

The data bits (DB11 - DB0) are three-state outputs that are enabled by Chip Select (\bar{CS}) and Output Enable (\bar{OE}). They can be read at any time, and contain the result of the last conversion that was completed before the READ operation. Bits DB1 (R/\bar{L}) and DB0 (\bar{HBE}) are bidirectional. In 12-bit mode they are data output bits. In 8-bit mode they are inputs that define the format of the output register.

In 12-bit mode ($12/\bar{8} = \text{HIGH}$), a single READ operation accesses all 12 output bits on DB11 - DB0.

In 8-bit mode ($12/\bar{8} = \text{LOW}$), only DB11 - DB4 are used as output lines. The output is read as a 16-bit word, with the high byte read first, followed by the low byte. High-Byte Enable (\bar{HBE}) controls the output sequence. The 12-bit result can be right- or left-justified depending on the state of R/\bar{L} .

In unipolar mode (BIPOFF tied to AGND), the output coding is straight binary. In bipolar mode (BIPOFF tied to REF_{OUT}), output coding is twos-complement binary.

End-Of-Convert (EOC) is a three-state output which is enabled by End-Of-Convert enable (\bar{EOCEN}) in asynchronous mode, and by \bar{EOCEN} and \bar{CS} in synchronous mode.

NOTES


- 1 = HIGH Voltage Level
- 0 = LOW Voltage Level
- X = Don't Care
- U = Logical OR
- a = MSB
- l = LSB
- $\bar{1}$ = HIGH to LOW Transition. Must Stay Low for $T = t_{RP}$

Data coding is binary for unipolar mode and twos complement for bipolar mode.

DIGITAL SPECIFICATIONS (for all grades @ $T = T_{min}$ to T_{max} , $V_{CC} = +12V$, $V_{EE} = -12V$)

Specification	Test Conditions	Min	Max	Units
V_{DD} Digital Supply Voltage		4.5	5.5	V
I_{DD} Digital Supply Current			8	mA
LOGIC INPUTS				
V_{IH} High-Level Input Voltage	$V_{DD} = \max$	2.0		V
V_{IL} Low-Level Input Voltage	$V_{DD} = \min$		0.8	V
I_{IH} High-Level Input Current	$V_{DD} = \max$, $V_{IN} = 5V$		10	μA
I_{IL} Low-Level Input Current	$V_{DD} = \max$, $V_{IN} = 0V$		10	μA
C_{IN} Input Capacitance			10	pF
LOGIC OUTPUTS				
V_{OH} High-Level Output Voltage	$V_{DD} = \min$, $I_{OH} = 0.5mA$	4.0		V
V_{OL} Low-Level Output Voltage	$V_{DD} = \max$, $I_{OL} = 1.6mA$		0.4	V
I_{OZ} High-Z Leakage Current	$V_{DD} = \max$, $V_{IN} = 0$ or $5V$		10	μA

LOAD CIRCUITS FOR BUS TIMING SPECIFICATIONS



DEFINITION OF SPECIFICATIONS

INTEGRAL LINEARITY ERROR (INL)

The ideal transfer function for a linear ADC is a straight line drawn between “zero” and “full scale”. The point used as “zero” occurs 1/2LSB before the first code transition. “Full scale” is defined as a level 1 1/2LSB beyond the last code transition. Integral linearity error is the worst-case deviation of a code from the straight line. The deviation of each code is measured from the middle of that code.

The AD678K and T grades are guaranteed for maximum integral linearity error of $\pm 1/2\text{LSB}$ T_{\min} to T_{\max} . For these grades, this means that an analog value which falls exactly in the center of a given code will result in the correct digital output code. Values nearer the upper or lower transition of the code may produce the next upper or lower digital output code. The AD678J and S grades are guaranteed to $\pm 1\text{LSB}$ max error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one.

Note that the linearity error is not user adjustable.

DIFFERENTIAL LINEARITY (DNL)

In an ideal ADC, code transitions are 1LSB apart. Differential linearity is the deviation from this ideal value. It is often specified in terms of resolution for which no missing codes (NMC) are guaranteed.

This specification is 12 bits from T_{\min} to T_{\max} for the AD678K and T grades, which guarantees that all 4096 codes are present over temperature. The AD678J and S grades specify 11 bits NMC T_{\min} to T_{\max} , which means that missing codes do not occur adjacent to each other.

UNIPOLAR ZERO ERROR

In unipolar mode, the first transition should occur at a level 1/2LSB above analog ground. Unipolar zero error is the deviation of the actual transition from that point. This error can be adjusted as discussed in the Input Connections and Calibration Section.

BIPOLAR ZERO ERROR

In the bipolar mode the major carry transition (1111 1111 1111 to 0000 0000 0000) should occur at an analog value 1/2LSB below analog ground. Bipolar zero error is the deviation of the actual transition from that point. This error can be adjusted as discussed in the Calibration Section.

GAIN ERROR

The last transition should occur at an analog value 1 1/2LSB below the nominal full scale. The gain error is the deviation of the actual level at the last transition from the ideal level with the zero error trimmed out. This error can be adjusted as shown in the Calibration Section.

TEMPERATURE COEFFICIENT

This is the change in the parameter from the initial value (25°C) to T_{\min} or T_{\max} .

SETTLING TIME

Settling time is a measure of the ability of the sample-and-hold to track fast-slewing signals. For the AD678, this is specified as the maximum time required in track mode after a full-scale input step to guarantee rated conversion accuracy.

APERTURE DELAY

Aperture delay is the delay from the Start Convert ($\overline{\text{SC}}$) HIGH/LOW transition to when the input signal is held for conversion. In synchronous mode, Chip Select ($\overline{\text{CS}}$) should be LOW before $\overline{\text{SC}}$ to minimize aperture delay.

APERTURE JITTER

Aperture jitter is the variation in aperture delay for successive samples.

POWER SUPPLY REJECTION

Variations in power supply will affect the full-scale calibration. This will result in a linear change in all lower-order codes. The specifications show the maximum change in the full-scale transition point due to a change in power-supply voltage from the nominal value.

APPLICATION INFORMATION

INPUT CONNECTIONS AND CALIBRATION

The AD678 is trimmed at the factory to guaranteed maximum linearity, offset and gain errors. In unipolar mode, the only external component that is required is a $50\Omega \pm 1\%$ resistor. Two resistors are required in bipolar mode. If offset and gain are not critical (as in some ac applications), even these components can be eliminated.

In some applications, offset and gain errors need to be trimmed out completely. The following sections describe the correct procedure for these various situations.

UNIPOLAR RANGE INPUTS

Offset and gain errors can be trimmed out by using the configuration shown in Figure 1. This circuit allows approximately $\pm 12\text{mV}$ of offset trim range ($\pm 5\text{LSB}$) and $\pm 0.5\%$ of gain trim range ($\pm 20\text{LSB}$). If offset adjustment is not required, BIPOFF should be connected directly to AGND. If gain adjustment is not required, R2 should be replaced with a fixed $50\Omega \pm 1\%$ metal film resistor. If REF_{OUT} is connected directly to REF_{IN}, the additional gain error will be approximately 1%.




Figure 1. Unipolar Input Connections with Gain and Offset Trims

The nominal offset is 1/2LSB so that the analog range that corresponds to each code will be centered in the middle of that code (halfway between the transitions to the codes above and below it). Thus the first transition (from 0000 0000 0000 to 0000 0000 0001) should nominally occur for an input level of $+1/2\text{LSB}$ (1.22mV above ground for a 10V range). To trim unipolar zero to this nominal value, apply a 1.22mV signal to AIN and adjust R1 until the first transition is located.

The gain trim is done by adjusting R2. If the nominal value is required, apply a signal 1/2LSB below full scale (9.9963V for a 10V range) and adjust R2 until the last transition is located (1111 1111 1110 to 1111 1111 1111).

BIPOLAR RANGE INPUTS

The connections for the bipolar mode are shown in Figure 2. In this mode, data output coding will be in twos-complement binary. This circuit will allow approximately $\pm 25\text{mV}$ of offset trim range ($\pm 10\text{LSB}$) and $\pm 0.5\%$ of gain trim range (20LSB).

Either or both of the trim pots can be replaced with $50\Omega \pm 1\%$ fixed resistors if the AD678 accuracy limits are sufficient for the application. If the pins are shorted together, the additional offset and gain errors will be approximately 1%.

To trim bipolar zero to its nominal value, apply a signal 1/2LSB above midrange ($+1.22\text{mV}$ for a $\pm 5\text{V}$) and adjust R1 until the first positive transition is located (0000 0000 0000 to 0000 0000 0001). To trim the gain, apply a signal 1/2LSB below full scale ($+4.9963\text{V}$ for a $\pm 5\text{V}$ range) and adjust R2 to

give the last positive transition (0111 1111 1110 to 0111 1111 1111). These trims are interactive so several iterations may be necessary for convergence.

A single-pass calibration can be done by substituting a bipolar offset trim (error at minus full scale) for the bipolar zero trim (error at midscale), using the same circuit. First, apply a signal 1/2LSB above minus full scale (-4.9988V for a $\pm 5\text{V}$ range) and adjust R1 until the minus full-scale transition is located (1000 0000 0000 to 1000 0000 0001). Then perform the gain error trim as outlined above.




Figure 2. Bipolar Input Connections with Gain and Offset Trims

BOARD LAYOUT

Designing with high-resolution data converters requires careful attention to layout considerations. Trace impedance is the first issue. At the 12-bit level, a 5mA current through a 0.5Ω trace will develop a voltage drop of 2.5mV, which is 1LSB for a 10V full-scale span. In addition to ground drops, inductive and capacitive coupling need to be considered, especially when high-accuracy analog signals share the same board with digital signals. Finally, power supplies need to be decoupled in order to filter out ac noise.

Analog and digital signals should not share a common path. Each signal should have an appropriate analog or digital return routed close to it. This way, signal loops enclose a small area, minimizing the inductive coupling of noise. Wide PC tracks, large gauge wire, and ground planes are highly recommended to provide low impedance signal paths. Separate analog and digital ground planes are also desirable, with a single interconnection point to minimize ground loops. Analog signals should be routed as far as possible from digital signals and should cross them at right angles.

The AD678 incorporates several features to help the user's layout. First of all, analog pins (V_{EE} , AIN, AGND, REF_{OUT}, REF_{IN}, BIPOFF, V_{CC}) are adjacent to help isolate analog from digital signals. In addition, the $10\text{M}\Omega$ input impedance of AIN minimizes input trace impedance errors. Finally, ground currents have been minimized by careful circuit design. Current through AGND is $200\mu\text{A}$, with no code-dependent variation. The only current through DGND is the return current for DB11 – DB0 and EOC.

SUPPLY DECOUPLING

The AD678 power supplies should be well filtered, well regulated, and free from high-frequency noise. Switching power supplies are not recommended. These supplies generate spikes which can induce noise in the analog system.

Decoupling capacitors should be used on all power supply pins. A $10\mu\text{F}$ tantalum capacitor in parallel with a $0.1\mu\text{F}$ disc ceramic provides adequate decoupling over a wide range of frequencies. The power supply pins should be decoupled directly to DGND.

GROUNDING

If a single AD678 is used with separate analog and digital ground planes, connect the analog ground plane to AGND and the digital ground plane to DGND keeping lead lengths as short as possible. Then connect the two grounds together at a single point, preferably the AD678.

If multiple AD678s are used or the AD678 shares analog supplies with other components, connect the analog and digital returns together once at the power supplies rather than at each chip. This method of single interconnection of grounds prevents large ground loops which inductively couple noise and allow digital currents to flow through the analog system.

INTERFACING THE AD678 TO MICROPROCESSORS

The I/O capabilities of the AD678 allow direct interfacing to general-purpose and DSP microprocessor buses. The asynchronous conversion control and "read during conversion" features allow complete flexibility and control with minimal external hardware.

The following examples illustrate typical AD678 interface configurations.

AD678 TO TEXAS INSTRUMENTS TMS320C25

In Figure 3 the AD678 is mapped into the TMS320C25 I/O space. AD678 conversions are initiated by issuing an OUT instruction to Port 8. EOC status and the conversion result are read in with an IN instruction to Port 8. A single wait state is inserted by generating the processor READY input from IS, Port 8 and MSC. This configuration supports processor clock speeds of 20MHz and is capable of supporting processor clock speeds of 40MHz if a NOP instruction follows each AD678 read instruction.




Figure 3. AD678 to TMS320C25 Interface

AD678 TO INTEL 80186

Figure 4 shows the AD678 interfaced to the Intel 80186 microprocessor. This interface allows the 80186's built-in DMA controller to transfer the AD678 output into a RAM-based FIFO buffer of any length, with no microprocessor intervention.

In this application the AD678 is configured in the asynchronous mode, which allows conversions to be initiated by an external trigger source independent of the microprocessor clock. After each conversion, the AD678 EOC signal generates a DMA request to Channel 1 (DRQ1). The subsequent DMA READ operation resets the interrupt latch. The system designer must

assign a sufficient priority to the DMA channel to ensure that the DMA request will be serviced before the completion of the next conversion. This configuration can be used with 6MHz and 8MHz 80186 processors.




Figure 4. AD678 to 80186 DMA Interface

AD678 TO ZILOG Z80

The AD678 can be interfaced to the Z80 processor in an I/O or memory-mapped configuration. Figure 5 illustrates an I/O configuration, where the AD678 occupies several port addresses to allow separate polling of the EOC status and reading of the data. The lower address bit, A0, is used to select the high and low-order bytes of the result. The AD678 R/L line is tied HIGH, resulting in right-justified output data.

A useful feature of the Z80 is that a single wait state is automatically inserted during I/O operations, allowing the AD678 to be used with Z80 processors having clock speeds up to 8MHz.





Figure 5. AD678 to Z80 Interface

FEATURES

100K Conversions per Second
100ns Bus Access Time
Unipolar and Bipolar Inputs
On-Board Reference and Clock
DC and AC Input Capability

AD679 FUNCTIONAL BLOCK DIAGRAM

3
PRODUCT DESCRIPTION

The AD679 is a complete analog-to-digital interface for dc and ac signals on one chip. It consists of a high-frequency sample-and-hold (SHA), a complete 14-bit A/D converter (ADC), and a versatile digital bus interface.

The AD679 is fabricated on Analog Devices' BiMOS process and combines low-power CMOS logic with high-precision bipolar linear circuits on one chip. It includes a precision band-gap voltage reference and clock generation circuitry, so no external components are required.

The analog input has an input impedance of 10MΩ which allows direct connection to unbuffered inputs without signal degradation. The input can be either unipolar or bipolar and has a full-scale range of 10V.

The AD679 includes a flexible digital interface. The 14 data bits are accessed in two read operations (8 + 6) with left justification. Data format is straight binary for unipolar mode and twos-complement binary for bipolar mode.

Conversions can occur in parallel with data transfer to a microprocessor or direct memory access controller. In addition, conversions can be initiated by an external clock that is asynchronous to the system clock.

The AD679 operates from +5V and ±12V supplies and dissipates 575mW. It is available in a 28-pin 0.6"-wide ceramic DIP, plastic DIP and 28-pin PLCC.

Screening to MIL-STD-883C Class B is also available.

PRODUCT HIGHLIGHTS

1. **Performance:** The AD679 offers a throughput of 100K conversions per second.
2. **Integration:** The AD679 includes the SHA, ADC, 5V reference, clock and digital interface on one chip.
3. **Ease of use:** The AD679's high-impedance input, unipolar/bipolar capability, on-board reference, clock and high-speed bus interface minimize external component requirements. The pinout is designed to facilitate board layout. Factory trimming means that no calibration modes or external trimming are required for rated performance.
4. **Reliability:** The AD679 is fabricated on a single chip using Analog Devices' low-power BiMOS technology. Long-term reliability is thus enhanced in comparison with multichip and hybrid designs.

DC SPECIFICATIONS (@ $T_A = 25^\circ\text{C}$, $V_{CC} = +12\text{V}$, $V_{EE} = -12\text{V}$, $V_{DD} = +5\text{V}$ unless otherwise indicated)

Model	AD679J			AD679K			Units
	Min	Typ	Max	Min	Typ	Max	
TEMPERATURE RANGE	0		+70	0		+70	$^\circ\text{C}$
ACCURACY							
Resolution	14			14			Bits
Integral Linearity Error			± 2			± 1	LSB
T_{\min} to T_{\max}			± 2			± 2	LSB
Differential Linearity	13			14			Bits
T_{\min} to T_{\max}	13			13			Bits
Unipolar Zero Error ¹			± 8			± 4	LSB
Bipolar Zero Error ¹			± 8			± 4	LSB
Gain Error ^{1,2}			$\pm 16(0.1)$			$\pm 8(0.05)$	LSB (%) max
Temperature Coefficients							
Unipolar Zero ³			10			5	ppm/ $^\circ\text{C}$
Bipolar Zero ³			10			5	ppm/ $^\circ\text{C}$
Gain ³			50			27	ppm/ $^\circ\text{C}$
Gain ⁴			10			10	ppm/ $^\circ\text{C}$
ANALOG INPUT							
Input Ranges							
Unipolar Range	0		+10	0		+10	V
Bipolar Range	-5		+5	5		+5	V
Input Resistance		10			10		M Ω
Input Capacitance ($f_{IN} = 100\text{kHz}$)		10			10		pF
Input Settling Time (0.0039%)			2			2	μs
Aperture Delay		10			10		ns
Aperture Jitter		150			150		ps
INTERNAL REFERENCE VOLTAGE ⁵	4.95		5.05	4.98		5.02	V
External Load							
Unipolar Mode			+1.5			+1.5	mA
Bipolar Mode			+0.5			+0.5	mA
POWER SUPPLIES							
Power Supply Rejection							
$V_{CC} = +12\text{V} \pm 10\%$ ⁶			± 4			± 4	LSB
$V_{EE} = -12\text{V} \pm 10\%$			± 4			± 4	LSB
$V_{DD} = +5\text{V} \pm 10\%$			± 4			± 4	LSB
Operating Current							
I_{CC}			20			20	mA
I_{EE}			24			24	mA
I_{DD}			8			8	mA
Power Consumption			575			575	mW

NOTES

¹Adjustable to zero.

²Includes internal voltage reference error.

³Includes internal voltage reference drift.

⁴Excludes internal voltage reference drift.

⁵With maximum external load applied.

⁶1.4V of headroom is required between V_{CC} and AIN.

Specifications subject to change without notice.

Model	AD679S		AD679T		Units
	Min	Typ Max	Min	Typ Max	
TEMPERATURE RANGE	-55	+125	-55	+125	°C
ACCURACY					
Resolution	14		14		Bits
Integral Linearity Error		±2		±1	LSB
T_{min} to T_{max}		TBD		TBD	LSB
Differential Linearity	13		14		Bits
T_{min} to T_{max}	TBD		TBD		Bits
Unipolar Zero Error ¹		±8		±4	LSB
Bipolar Zero Error ¹		±8		±4	LSB
Gain Error ^{1,2}		±16 (0.1)		±8 (0.05)	LSB (%) max
Temperature Coefficients					
Unipolar Zero ³		5		2.5	ppm/°C
Bipolar Zero ³		5		2.5	ppm/°C
Gain ³		50		25	ppm/°C
Gain ⁴		10		10	LSB ppm/°C
ANALOG INPUT					
Input Ranges					
Unipolar Range	0	+10	0	+10	V
Bipolar Range	-5	+5	-5	+5	V
Input Resistance		10		10	MΩ
Input Capacitance ($f_{IN} = 100\text{kHz}$)		10		10	pF
Input Settling Time (0.0039%)		2		2	μs
Aperture Delay		10		10	ns
Aperture Jitter		150		150	ps
INTERNAL REFERENCE VOLTAGE ⁵	4.95	5.05	4.98	5.02	V
External Load					
Unipolar Mode		+1.5		+1.5	mA
Bipolar Mode		+0.5		+0.5	mA
POWER SUPPLIES					
Power Supply Rejection					
$V_{CC} = +12V \pm 10\%$ ⁶		±4		±4	LSB
$V_{CC} = -12V \pm 10\%$		±4		±4	LSB
$V_{DD} = +5V \pm 10\%$		±4		±4	LSB
Operating Current					
I_{CC}		20		20	mA
I_{EE}		24		24	mA
I_{DD}		8		8	mA
Power Consumption		575		575	mW

NOTES

¹Adjustable to zero.²Includes internal voltage reference error.³Includes internal voltage reference drift.⁴Excludes internal voltage reference drift.⁵With maximum external load applied.⁶1.4V of headroom is required between V_{CC} and AIN.


Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Specification	With Respect To	Min	Max	Units
V_{CC}	AGND	-0.3	+18	V
V_{EE}	AGND	-18	+0.3	V
V_{CC}	V_{EE}	-0.3	+26.4	V
V_{DD}	DGND	0	+7	V
AGND	DGND	-1	+1	V
AIN, REF _{IN}	AGND	-12	+12	V
REF _{IN}	V_{EE}	0	V_{CC}	V
REF _{IN}	V_{CC}	V_{EE}	0	V
Digital Inputs	DGND	-0.5	+7	V
Digital Outputs	DGND	-0.5	$V_{DD} + 0.3$	V
Max Junction Temperature			175	°C
Operating Temperature				
J and K grades		0	+70	°C
S and T grades		-55	+125	°C
Storage Temperature		-65	+150	°C
Lead Temperature				
(10 sec max)			+300	°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION



ESD SENSITIVITY

The AD679 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD679 has been classified as a Category A device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



AD679 ORDERING GUIDE


Plastic DIP (N-28) 0 to +70°C	Temperature Range and Package Options*			Integral Nonlinearity
	PLCC (P-28A) 0 to +70°C	Ceramic DIP (D-28) 0 to +70°C	Ceramic DIP (D-28) -55°C to +125°C	
AD679JN	AD679JP	AD679JD	AD679SD	± 2LSB
AD679KN	AD679KP	AD679KD	AD679TD	± 1LSB

*See Section 13 for package outline information.

AD679 PIN DESCRIPTION

Symbol	Pin No.	Type	Name and Function
AGND	7	P	Analog Ground. This is the ground return for AIN only.
AIN	6	AI	Analog Signal Input.
BIPOFF	10	AI	Bipolar Offset. Connect to AGND for +10V input unipolar mode and binary output coding. Connect to REF _{OUT} for ±5V input bipolar mode and twos-complement binary output coding.
\overline{CS}	4	DI	Chip Select. Active LOW.
DGND	12, 14, 16	P	Digital Ground.
DB7-DB0	26-19	DO	Data Bit. These pins provide all 14 bits in two bytes Active HIGH.
EOC	27	DO	End-Of-Convert. EOC goes LOW when a conversion starts and goes HIGH when the conversion is finished. In asynchronous mode, EOC is an open drain output and requires an external 3k Ω pull-up resistor. See EOCEN and SYNC pins for information on EOC gating.
\overline{EOCEN}	1	DI	End-Of-Convert Enable. Enables EOC pin. Active LOW.
\overline{HBE}	15	DI	High Byte Enable. If LOW, output contains high byte. If HIGH, output contains low byte.
\overline{OE}	2	DI	Output Enable. A down-going transition on \overline{OE} enables DB7-DB0. Gated with \overline{CS} . Active LOW.
REF _{IN}	9	AI	Reference Input. +5V input gives 10V full-scale range.
REF _{OUT}	8	AO	+5V Reference Output. Tied to REF _{IN} for normal operation.
\overline{SC}	3	DI	Start Convert. Active LOW. See SYNC pin for gating.
SYNC	13	DI	Sync Control. If tied to V _{DD} (synchronous mode), \overline{SC} and EOC are gated by \overline{CS} . If tied to DGND (asynchronous mode), \overline{SC} and EOC are independent of \overline{CS} and EOC is an open drain output. EOC requires an external 3k Ω pull-up resistor in asynchronous mode.
V _{CC}	11	P	+12V Analog Power.
V _{EE}	5	P	-12V Analog Power.
V _{DD}	28	AI	+5V Digital Power.

Type: AI = Analog Input.
 AO = Analog Output.
 DI = Digital Input (TTL and 5V CMOS compatible).
 DO = Digital Output (TTL and 5V CMOS compatible). All DO pins are three-state drivers.
 P = Power.



- NOTES
 1. IF SYNC=LOW, STATE OF \overline{CS} DOES NOT AFFECT CONVERT OPERATION. SEE THE START CONVERSION TRUTH TABLE FOR DETAILS.
 2. EOC IS A THREE-STATE OUTPUT. SEE CONVERSION STATUS TRUTH TABLE FOR DETAILS.

AD679 Conversion Timing

CONVERSION TIMING

Specification	Min	Max	Units
t_{CP} Convert Pulse Width	65		ns
t_{AD} Aperture Delay	5	20	ns
t_{SD} Status Delay	0.3	1	μ s
t_{DU} Data Update Delay	4	6	μ s
t_{OD} Output Delay	10		ns
t_C Conversion Time		8	μ s
t_{CS} Convert Set-Up Delay	2		μ s
Continuous Conversion Mode:			
t_{CC} Convert Delay	0.5	1.5	μ s
t_{CR} Conversion Rate		10	μ s

START CONVERSION TRUTH TABLE

	INPUTS			STATUS
	SYNC	\overline{CS}	\overline{SC}	
Synchronous Mode	1	1	X	No Conversion
	1	0	∇	Start Conversion
	1	∇	0	Start Conversion
Asynchronous Mode	1	0	0	Continuous Conversion
	0	X	1	No Conversion
	0	X	∇	Start Conversion
	0	X	0	Continuous Conversion

CONVERSION CONTROL

In synchronous mode (SYNC=HIGH), both Chip Select (\overline{CS}) and Start Convert (\overline{SC}) must be brought LOW to start a conversion. In asynchronous mode (SYNC = LOW), a conversion is started by bringing \overline{SC} low, regardless of the state of \overline{CS} .

Before a conversion is started, End-Of-Convert (EOC) is HIGH and the sample-hold is in track mode. After a conversion is started, the sample-hold goes into hold mode and EOC goes LOW, signifying that a conversion is in progress. During the conversion, the sample-hold will go back into track mode and start acquiring the next sample.

When the conversion is finished, the result is loaded into the output register and EOC goes HIGH. A period of time of t_{CS} (Convert Set-Up) is required after EOC goes HIGH and before the next conversion is started. This resets internal logic states and guarantees minimum aperture jitter for the next conversion.


In track mode, the sample-hold will settle to $\pm 0.003\%$ (14 bits) in 2μ s max. In multichannel systems, the input channel and gain can be switched as soon as EOC goes LOW if the maximum throughput rate of $1/(t_C + t_{CS})$ conversions/sec is needed.

If \overline{SC} is held LOW, the AD679 will convert continuously. EOC will go HIGH for a period of t_{CC} between conversions.

CONVERSION STATUS TRUTH TABLE

	INPUTS			OUTPUT	STATUS
	SYNC	\overline{CS}	EOCEN	EOC	
Synchronous Mode	1	0	0	0	Converting
	1	0	0	1	Not Converting
	1	1	X	High Z	Either
	1	X	1	High Z	Either
Asynchronous Mode	0	X	0	0	Converting
	0	X	0	1	Not Converting
	0	X	1	High Z	Either

- NOTES
 1 = HIGH Voltage Level
 0 = LOW Voltage Level
 X = Don't Care
 ∇ = High to Low Transition. Must Stay Low for $t = T_{CP}$.



AD679 Output Timing

OUTPUT ENABLE OPERATION

The data bits (DB7-DB0) are three-state outputs that are enabled by Chip Select (\overline{CS}) and Output Enable (\overline{OE}). They can be read at any time, and contain the result of the last conversion that was completed before the READ operation.

The output is read as a 16-bit word, with the high byte read first, followed by the low byte. High-Byte Enable (\overline{HBE}) controls the output sequence. The 14-bit result is left justified within the 16-bit field.

In unipolar mode (BIPOFF tied to AGND), the output coding is straight binary. In bipolar mode (BIPOFF tied to REF_{OUT}), output coding is twos-complement binary.

End-Of-Convert (EOC) is a three-state output which is enabled by End-Of-Convert Enable (\overline{EOCEN}) in asynchronous mode, and by \overline{EOCEN} and \overline{CS} in synchronous mode.

OUTPUT ENABLE TIMING

Specification	Min	Max	Units
t_{FS} Format Setup	60		ns
t_{RP} Read Pulse Width	100		ns
t_{BA} Access Time		100	ns
t_{BF} Float Delay		80	ns
t_{DH} Data Hold	10		ns

OUTPUT ENABLE TRUTH TABLE

	INPUTS		OUTPUTS							
	\overline{HBE} (\overline{CS} \overline{OE})		DB7 . . . DB0							
	X	1	High Z							
Unipolar Mode	0	$\overline{1}$	a	b	c	d	e	f	g	h
	1	$\overline{1}$	i	j	k	l	m	n	\emptyset	\emptyset
Bipolar Mode	0	$\overline{1}$	a	b	c	d	e	f	g	h
	1	$\overline{1}$	i	j	k	l	m	n	\emptyset	\emptyset

NOTES


- 1 = HIGH Voltage Level
- 0 = LOW Voltage Level
- X = Don't Care
- U = Logical OR
- a = MSB
- n = LSB
- $\overline{1}$ = HIGH to LOW Transition. Must Stay Low for $T = t_{RP}$

Data coding is binary for unipolar mode and 2s complement binary for bipolar mode.

DIGITAL SPECIFICATIONS (for all grades @ $T = T_{min}$ to T_{max} , $V_{CC} = +12V$, $V_{EE} = -12V$)

Specification	Test Conditions	Min	Max	Units
V_{DD} Digital Supply Voltage		4.5	5.5	V
I_{DD} Digital Supply Current			8	mA
LOGIC INPUTS				
V_{IH} High-Level Input Voltage	$V_{DD} = \max$	2.0		V
V_{IL} Low-Level Input Voltage	$V_{DD} = \min$		0.8	V
I_{IH} High-Level Input Current	$V_{DD} = \max$, $V_{IN} = 5V$		10	μA
I_{IL} Low-Level Input Current	$V_{DD} = \max$, $V_{IN} = 0V$		10	μA
C_{IN} Input Capacitance			10	pF
LOGIC OUTPUTS				
V_{OH} High-Level Output Voltage	$V_{DD} = \min$, $I_{OH} = 0.5mA$	4.0		V
V_{OL} Low-Level Output Voltage	$V_{DD} = \max$, $I_{OL} = 1.6mA$		0.4	V
I_{OZ} High-Z Leakage Current	$V_{DD} = \max$, $V_{IN} = 0$ or $5V$		10	μA

LOAD CIRCUITS FOR BUS TIMING SPECIFICATIONS



DEFINITION OF SPECIFICATIONS

INTEGRAL LINEARITY ERROR (INL)

The ideal transfer function for a linear ADC is a straight line drawn between “zero” and “full scale”. The point used as “zero” occurs 1/2LSB before the first code transition. “Full scale” is defined as a level 1 1/2LSB beyond the last code transition. Integral linearity error is the worst-case deviation of a code from the straight line. The deviation of each code is measured from the middle of that code.

Note that the linearity error is not user adjustable.

DIFFERENTIAL LINEARITY (DNL)

In an ideal ADC, code transitions are 1LSB apart. Differential linearity is the deviation from this ideal value. It is often specified in terms of resolution for which no missing codes (NMC) are guaranteed.

This specification is 14 bits for the AD679K and T grades, which guarantees that all 16384 codes are present. The AD679J and S grades specify 13 bits NMC, which means that missing codes do not occur adjacent to each other.

UNIPOLAR ZERO ERROR

In unipolar mode, the first transition should occur at a level 1/2LSB above analog ground. Unipolar zero error is the deviation of the actual transition from that point. This error can be adjusted as discussed in the Input Connections and Calibration Section.

BIPOLAR ZERO ERROR

In the bipolar mode the major carry transition (11 1111 1111 1111 to 00 0000 0000 0000) should occur at an analog value 1/2LSB below analog ground. Bipolar zero error is the deviation of the actual transition from that point. This error can be adjusted as discussed in the Calibration Section.

GAIN ERROR

The last transition should occur at an analog value 1 1/2LSB below the nominal full scale. The gain error is the deviation of the actual level at the last transition from the ideal level with the zero error trimmed out. This error can be adjusted as shown in the Calibration Section.

TEMPERATURE COEFFICIENT

This is the change in the parameter from the initial value (25°C) to T_{min} or T_{max} .

SETTLING TIME

Settling time is a measure of the ability of the sample-and-hold to track fast-slewing signals. For the AD679, this is specified as the maximum time required in track mode after a full-scale input step to guarantee rated conversion accuracy.

APERTURE DELAY

Aperture delay is the delay from the Start Convert (\overline{SC}) HIGH/LOW transition to when the input signal is held for conversion. In synchronous mode, Chip Select (\overline{CS}) should be LOW before \overline{SC} to minimize aperture delay.

APERTURE JITTER

Aperture jitter is the variation in aperture delay for successive samples.

POWER SUPPLY REJECTION

Variations in power supply will affect the full-scale calibration. This will result in a linear change in all lower-order codes. The specifications show the maximum change in the full-scale transition point due to a change in power-supply voltage from the nominal value.

APPLICATION INFORMATION

INPUT CONNECTIONS AND CALIBRATION

The AD679 is trimmed at the factory to guaranteed maximum linearity, offset and gain errors. In unipolar mode, the only external component that is required is a $50\Omega \pm 1\%$ resistor. Two resistors are required in bipolar mode. If offset and gain are not critical (as in some ac applications), even these components can be eliminated.

In some applications, offset and gain errors need to be trimmed out completely. The following sections describe the correct procedure for these various situations.

UNIPOLAR RANGE INPUTS

Offset and gain errors can be trimmed out by using the configuration shown in Figure 1. This circuit allows approximately $\pm 12\text{mV}$ of offset trim range ($\pm 20\text{LSB}$) and $\pm 0.5\%$ of gain trim range ($\pm 80\text{LSB}$). If offset adjustment is not required, BIPOFF should be connected directly to AGND. If gain adjustment is not required, R2 should be replaced with a fixed $20\Omega \pm 1\%$ metal film resistor. If REF_{OUT} is connected directly to REF_{IN}, the additional gain error will be approximately 1%.

The nominal offset is 1/2LSB so that the analog range that corresponds to each code will be centered in the middle of that code (halfway between the transitions to the codes above and below it). Thus the first transition (from 000000 0000 0000 to 00 0000 0000 0001) should nominally occur for an input level of $+1/2\text{LSB}$ (0.305mV above ground for a 10V range). To trim unipolar zero to this nominal value, apply a 0.305mV signal to AIN and adjust R1 until the first transition is located.

The gain trim is done by adjusting R2. If the nominal value is required, apply a signal 1 1/2LSB below full scale (9.9997V for a 10V range) and adjust R2 until the last transition is located (11 1111 1111 1110 to 11 1111 1111 1111).




Figure 1. Unipolar Input Connections with Gain and Offset Trims

BIPOLAR RANGE INPUTS

The connections for the bipolar mode are shown in Figure 2. In this mode, data output coding will be in twos-complement binary. This circuit will allow approximately $\pm 25\text{mV}$ of offset trim range ($\pm 40\text{LSB}$) and $\pm 0.5\%$ of gain trim range (80LSB).

Either or both of the trim pots can be replaced with $20\Omega \pm 1\%$ fixed resistors if the AD679 accuracy limits are sufficient for the application. If the pins are shorted together, the additional offset and gain errors will be approximately 1%.

To trim bipolar zero to its nominal value, apply a signal 1/2LSB above midrange ($+0.305\text{mV}$ for a $\pm 5\text{V}$ range) and adjust R1 until the first positive transition is located (00 0000 0000 0000 to

00 0000 0000 0001). To trim the gain, apply a signal 1 1/2LSB below full scale ($+4.9997\text{V}$ for a $\pm 5\text{V}$ range) and adjust R2 to give the last positive transition (01 0111 1111 1110 to 01 0111 1111 1111). These trims are interactive so several iterations may be necessary for convergence.

A single-pass calibration can be done by substituting a bipolar offset trim (error at minus full scale) for the bipolar zero trim (error at midscale), using the same circuit. First, apply a signal 1/2LSB above minus full scale (-4.9997V for a $\pm 5\text{V}$ range) and adjust R1 until the minus full-scale transition is located (10 0000 0000 0000 to 00 0000 0000 0001). Then perform the gain error trim as outlined above.




Figure 2. Bipolar Input Connections with Gain and Offset Trims

BOARD LAYOUT

Designing with high-resolution data converters requires careful attention to layout considerations. Trace impedance is the first issue. At the 14-bit level, a 1.22mA current through a 0.5Ω trace will develop a voltage drop of 0.6mV, which is 1LSB for a 10V full-scale span. In addition to ground drops, inductive and capacitive coupling need to be considered, especially when high-accuracy analog signals share the same board with digital signals. Finally, power supplies need to be decoupled in order to filter out ac noise.

Analog and digital signals should not share a common path. Each signal should have an appropriate analog or digital return routed close to it. This way, signal loops enclose a small area, minimizing the inductive coupling of noise. Wide PC tracks, large gauge wire, and ground planes are highly recommended to provide low impedance signal paths. Separate analog and digital ground planes are also desirable, with a single interconnection point to minimize ground loops. Analog signals should be routed as far as possible from digital signals and should cross them at right angles.

The AD679 incorporates several features to help the user's layout. First of all, analog pins (V_{EE} , AIN, AGND, REF_{OUT}, REF_{IN}, BIPOFF, V_{CC}) are adjacent to help isolate analog from digital signals. In addition, the 10MΩ input impedance of AIN minimizes input trace impedance errors. Finally, ground currents have been minimized by careful circuit design. Current through AGND is 200μA, with no code-dependent variation. The only current through DGND is the return current for DB7-DB0 and EOC.

SUPPLY DECOUPLING

The AD679 power supplies should be well filtered, well regulated, and free from high-frequency noise. Switching power supplies are not recommended. These supplies generate spikes which can induce noise in the analog system.

Microprocessor Interface

Decoupling capacitors should be used on all power supply pins. A 10 μ F tantalum capacitor in parallel with a 0.1 μ F disc ceramic provides adequate decoupling over a wide range of frequencies. The power supply pins should be decoupled directly to DGND.

GROUNDING

If a single AD679 is used with separate analog and digital ground planes, connect the analog ground plane to AGND and the digital ground plane to DGND keeping lead lengths as short as possible. Then connect the two grounds together at a single point, preferably the AD679.

If multiple AD679s are used or the AD679 shares analog supplies with other components, connect the analog and digital returns together once at the power supplies rather than at each chip. This method of single interconnection of grounds prevents large ground loops which inductively couple noise and allow digital currents to flow through the analog system.

INTERFACING THE AD679 TO MICROPROCESSORS

The I/O capabilities of the AD679 allow direct interfacing to general-purpose and DSP microprocessor buses. The asynchronous conversion control and "read during conversion" features allow complete flexibility and control with minimal external hardware.

The following examples illustrate typical AD679 interface configurations.

AD679 TO TEXAS INSTRUMENTS TMS320C25

In Figure 3 the AD679 is mapped into the I/O space of a TMS320C25. AD679 conversions are initiated by issuing an OUT instruction to Port 1. A single wait state is inserted by generating the processor READY input from \overline{IS} , Port 1 and MSC. Address line A0 provides HBE decoding to select between the high and low bytes of data. This configuration supports processor clock speeds of 20MHz and is capable of supporting processor clock speeds of 40MHz if a NOP instruction follows each AD679 read instruction.




Figure 3. AD679 to TMS320C25 Interface

AD679 TO INTEL 80186

Figure 4 shows the AD679 interfaced to the Intel 80186 microprocessor. In this application the AD679 is configured in the asynchronous mode, which allows conversions to be initiated by

an external trigger source independent of the microprocessor clock. After each conversion, the AD679 EOC signal generates a DMA request to Channel 1 (DRQ1). The subsequent DMA READ sequences the high and low byte AD679 data and resets the interrupt latch. The system designer must assign a sufficient priority to the DMA channel to ensure that the DMA request will be serviced before the completion of the next conversion. This configuration can be used with 6MHz and 8MHz 80186 processors.




Figure 4. AD679 to 80186 DMA Interface

AD679 TO ZILOG Z80

The AD679 can be interfaced to the Z80 processor in an I/O or memory-mapped configuration. Figure 5 illustrates an I/O configuration, where the AD679 occupies several port addresses to allow separate polling of the EOC status and reading of the data. The lower address bit, A0, is used to select the high and low-order bytes of the result.

A useful feature of the Z80 is that a single wait state is automatically inserted during I/O operations, allowing the AD679 to be used with Z80 processors having clock speeds up to 8MHz.




Figure 5. AD679 to Z80 Interface

FEATURES

- 250MHz Full Power Bandwidth
- 200 MSPS Guaranteed Conversion Rate
- 17pF typ Input Capacitance
- Unipolar or Bipolar Input Range
- +5V/−5.2V Power Supplies
- Overflow and Underflow Signals

PRODUCT DESCRIPTION

The AD770 is an 8-bit analog-to-digital converter that is designed for high-speed digitization of wide-bandwidth signals. It uses an advanced VLSI bipolar process and a proprietary design to achieve a combination of sampling rate and signal bandwidth previously unavailable in flash ADCs.

The AD770 incorporates 256 high-speed comparators that are optimized for low input capacitance and wide bandwidth, unaffected by temperature or signal amplitude. The multistage comparator design reduces the probability of errors due to metastable states or insufficient gain.

The decoding logic further reduces errors by using a two-stage error-correcting architecture to virtually eliminate "sparkle codes." Inputs and outputs are ECL compatible. Output format controls allow stacking of two devices for 9-bit resolution. Overflow and underflow output signals are provided.


The AD770 can operate with unipolar and bipolar signal ranges up to 4V p-p. End-point reference Force and Sense connections are provided to preserve high accuracy and minimize temperature drift. Midpoint and quarter-point reference taps are also provided to allow linearity or transfer function corrections.

The AD770 is available in three grades. The JD and KD grades are specified for operation over the 0 to +70°C temperature range, while the SD grade is specified for the −55°C to +125°C temperature range. All grades are packaged in a 40-pin ceramic DIP. Other package options are under development.

PRODUCT HIGHLIGHTS

1. **Performance:** The AD770 converts signals up to 250MHz at a 200 MSPS conversion rate, without an external sample-and-hold.
2. **Ease of Use:** The AD770 input has a typical capacitance of 17pF, simplifying input buffering requirements. Bipolar and unipolar input signals can be converted without offsetting. Differential or single-ended clock inputs can be accommodated by pin-strapping.

AD770 FUNCTIONAL BLOCK DIAGRAM



3. **Features:** Taps are provided at mid- and quarter-scale points of the reference ladder to permit linearity trimming or piecewise-linear transfer function modification. Overflow and underflow signals are also provided. These can be tied together to provide an indication that the input signal has exceeded the range of the converter.

DC SPECIFICATIONS (@T_{AMB} = 25°C, V_{CC} = 5.0V, V_{EE} = -5.2V, V_{REF} = ±1.0V, unless otherwise specified)

Parameter	Conditions	AD770J/S			AD770K			Units
		Min	Typ	Max	Min	Typ	Max	
TEMPERATURE RANGE	AD770J, AD770K	0		+70	0		+70	°C
	AD770S	-55		+125				°C
RESOLUTION		8			8			Bits
DC ACCURACY								
Linearity Error	+25°C	-1		+1	-0.5		+0.5	LSB
Differential Linearity	T _{min} -T _{max}	-1.25		+1.25	-0.75		+0.75	LSB
	+25°C	-0.75		+0.75	-0.5		+0.5	LSB
Absolute Accuracy	T _{min} -T _{max}	-1		+1	-0.75		+0.75	LSB
	+25°C	-1.5		+1.5	-1		+1	LSB
	T _{min} -T _{max}	-1.75		+1.75	-1.25		+1.25	LSB
REFERENCE LADDER								
Ladder Resistance		140	180	220	140	180	220	Ω
Ladder TC			0.34			0.34		%/°C
Top Force-Sense Offset	T _{min} -T _{max}		1	3		1	3	LSB
Bottom Force-Sense Offset	T _{min} -T _{max}		1	3		1	3	LSB
ANALOG INPUT								
Input Current	V _{IN} = -2V			200			200	μA
	V _{IN} = -2V, T _{min} -T _{max}			500			500	μA
Input Capacitance	T _{min} -T _{max}	15	17	19	15	17	19	pF
DIGITAL INPUTS (T _{min} -T _{max})								
Logic HIGH (V _{IH})		-1		-0.7	-1		-0.7	V
Logic LOW (V _{IL})		-1.9		-1.6	-1.9		-1.6	V
Logic HIGH Current (I _{IH})				200			200	μA
Logic LOW Current (I _{IL})				200			200	μA
Input Capacitance			3			3		pF
DIGITAL OUTPUTS								
Logic HIGH (V _{OH})	100Ω Load to -2V	-0.9			-0.9			V
Logic LOW (V _{OL})	100Ω Load to -2V			-1.8			-1.8	V
V _{BB}			-1.3			-1.3		V
POWER SUPPLIES								
V _{CC}		4.75	5.0	5.25	4.75	5.0	5.25	V
V _{EE}		-5.46	-5.2	-4.9	-5.46	-5.2	-4.9	V
I _{CC} (Analog)			170	200		170	200	mA
I _{CC} (Digital)			55	65		55	65	mA
I _{EF} (Analog)			45	65		45	65	mA
I _{EE} (Digital)			65	90		65	90	mA
Power Dissipation			1750	2100		1750	2100	mW

PRELIMINARY
TECHNICAL
DATA

AC SPECIFICATIONS (@T_{AMB} = 25°C, V_{CC} = 5.0V, V_{EE} = -5.2V, V_{REF} = ±1.0V, unless otherwise noted)


Parameter	Conditions	AD770J/S			AD770K			Units
		Min	Typ	Max	Min	Typ	Max	
TIMING								
Conversion Rate		200			200			MSPS
Aperture Delay			TBD			TBD		ns
Aperture Jitter			TBD			TBD		ps
Pipeline Delay		1.5		1.5	1.5		1.5	Clock Cycles
Output Delay		4		TBD	4		TBD	ns
Output Rise	100Ω Load to -2V		TBD			TBD		ns
Output Fall	100Ω Load to -2V		TBD			TBD		ns
Output Skew			TBD			TBD		ns
PACKAGE OPTION¹								
Ceramic DIP (D-40)			AD770JD AD770SD			AD770KD		

3

NOTES


¹See Section 13 for package outline information.

Specifications subject to change without notice.




AD770 Timing Diagram

PRELIMINARY
TECHNICAL
DATA



AD7770 Block Diagram

AD770 PIN DESCRIPTION



AD770 Pinout (40-Pin DIP)

SYMBOL	PIN NO.	TYPE	NAME AND FUNCTION
AGND	9, 12	P	Analog Ground
AIN	10, 11	AI	Analog Input
AVCC	1, 2, 15	P	+5V Analog Power
AVEE	7, 13	P	-5.2V Analog Power
CLK	20	DI	Clock Input
CLKBAR	19	DI	Complementary Clock Input
DGND	36, 37	P	Digital Ground
DVCC	38, 39	P	+5V Digital Power
DVEE	23, 24	P	-5.2V Digital Power
D0	26	DO	Data Bit Output (LSB)
D1	27	DO	Data Bit Output
D2	28	DO	Data Bit Output
D3	29	DO	Data Bit Output
D4	31	DO	Data Bit Output
D5	32	DO	Data Bit Output
D6	33	DO	Data Bit Output
D7	34	DO	Data Bit Output (MSB)
DGND	30	P	Digital Output Ground (collectors of output transistors.)
ORZ	3	DI	Overrange Zero. Sets the Polarity of the Data Bits for Overrange Condition. If ORZ = HIGH, D0-D7 are LOW for Overrange Conditions.
OVR	35	DO	Overrange Output. Indicates that $A_{IN} > (REFTS - 0.5LSB)$.
REFBF	17	AI	Negative Reference Force
REFBQ	14	AI	Negative Reference Quarter Point
REFBS	16	AO	Negative Reference Sense
REFMID	8	AI	Reference Midpoint
REFTF	4	AI	Positive Reference Force
REFTQ	6	AI	Positive Reference Quarter Point
REFTS	5	AO	Positive Reference Sense
UNR	25	DO	Underrange Output. UNR = HIGH when $A_{IN} < (REFBS - 0.5LSB)$.
V _{BB}	18		ECL Threshold Output for Clocks

TYPE: AI = Analog Input
 AO = Analog Output
 DI = Digital Input
 DO = Digital Output
 P = Power


Performance Characteristics

(For REFTS = +1.000V, REFBS = -1.000V)


Input			Output		
$A_{IN} >$	$A_{IN} <$	ORZ	D7 D0	UNR	OVR
0.996V		0	11111111	0	1
0.996V		1	00000000	0	1
0.988V	0.996V	X	11111111	0	0
0.980V	0.988V	X	11111110	0	0
0.973V	0.980V	X	11111101	0	0
.
.
-0.004V	0.004V	X	10000000	0	0
.
.
-0.998V	0.980V	X	00000010	0	0
-0.996V	0.998V	X	00000001	0	0
-1.004	-0.996V	X	00000000	0	0
	-1.004V	X	00000000	1	0

X = Don't care

AD770 Truth Table



AD770 Transfer Function



NOTES:

-  = 1000PT, 50V CERAMIC CHIP CAP JOHANSON P/N 500S41N102JB4 OR EQUIVALENT
-  = FERRITE BEAD
- * = SELECT INPUT R TO REDUCE PEAKING @ 15Ω TYP.

EVALUATION BOARD

The AD EB770 Evaluation Board allows the designer to easily evaluate the performance of the AD770 and its suitability in his or her application. The AD EB770 includes a pin-socketted AD770, an input signal buffer and a trimmable reference generator. The input buffer can be bypassed for maximum versatility.

On the output side, latched and buffered digital data is available at the output connector along with an output clock. Decimation hardware is also provided to scale the output clock by factors of 16 through Z, allowing the user to interface the board to commonly available logic analysers.

Reconstructed analog output is also provided in an on-board D/A converter.

DEFINITION OF SPECIFICATIONS

Linearity Error

Linearity error is the deviation of the transfer function from a reference line. For the AD770, the linearity error is measured from the center of each code to the best-fit straight line.

Differential Linearity

In an ideal ADC, the code transitions are exactly 1LSB apart. The Differential Linearity is the deviation of the transition spacing from the ideal value.

Absolute Accuracy

The Absolute Accuracy is the deviation of the center-point of each code from a straight line drawn between the reference sense points (REFTS, REFBS).

Force-Sense Offset

The Force-Sense Offset is the difference between the force and sense pin voltages divided by the input range. This offset will cause a corresponding offset error if the full-scale range is defined w.r.t. the reference force lines rather than the reference sense lines.

Aperture Delay

The delay between the falling edge of CLK and the time at which AIN is sampled.

Aperture Jitter

The sample-to-sample variation in aperture delay.

Pipeline Delay

The delay from the falling edge of CLK that samples the input to the rising edge of CLK that outputs the corresponding digital code.

Output Delay

The delay between the rising edge of CLK and the time when the output bits reach the logic threshold value.

Output Skew

The bit-to-bit variation in output delay.

Full-Power Bandwidth

The input frequency at which the amplitude of the reconstructed output signal is reduced by 3dB for a full-scale input.

Total Harmonic Distortion (THD)

The rms sum of the first six harmonic components divided by the output signal amplitude. For frequencies above the Nyquist frequency, the aliased component is used.

Signal-to-Noise Ratio (SNR)

The ratio of the signal amplitude to the rms sum of all other spectral components, including harmonics but excluding dc. SNR is expressed in dB and in Effective Number Of Bits (ENOB). These two notations are related by the following formula for full-scale inputs:

$$\text{SNR}_{\text{ENOB}} = (\text{SNR}_{\text{dB}} - 1.8)/6.02$$

PRELIMINARY
TECHNICAL
DATA

FEATURES

Low Nonlinearity:

Integral: $\pm 0.001\%$

Differential: $\pm 0.00035\%$

Microcomputer-Based Design

Programmable Integration Time: 1 to 350ms

with Resolution from 7 to 18 Bits

Programmable Output Data Format

**Auto-Zeroed Operation and Electronic Calibration
(No External Trim Potentiometers)**

Microprocessor Compatible Interface

High Throughput: Over 50 Conversions/Second

for Line Cycle Integration Period

High Normal Mode Rejection: 54dB at 60Hz

Small Size: 1.24" x 2.5" x 0.55" max

APPLICATIONS

Data Acquisition Systems


Scientific Instruments

Medical Instruments

Weighing Systems

Automatic Test Equipment

AD1170 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The AD1170 is a high resolution integrating A/D converter intended for applications requiring high accuracy and high throughput at low cost. A novel conversion architecture provides the user with outstanding accuracy, stability and ease of use.

The AD1170 is a complete microcomputer-based measurement subsystem, composed of three major elements: a highly precise charge balancing converter, a single chip microcomputer, and a custom CMOS controller chip. The AD1170 offers independently programmable integration time (from one millisecond to 350 milliseconds) and data format (offset binary or two's complement, from 7 to 22 bits). The converter is fully auto-zeroed and exhibits a span drift of only 9ppm/°C, assuring stable, accurate readings.

The AD1170 may be interfaced to any microcomputer based system in a memory mapped or I/O mapped fashion via an 8-bit data bus. The AD1170's advanced features are controlled by simple commands sent to it via this bus.

The converter utilizes surface mount technology and is housed in a small 1.24" x 2.5" x 0.55" package. It operates from $\pm 15V$ dc and +5V dc power.

PRODUCT HIGHLIGHTS

1. The AD1170, unlike dual slope converters, offers the user the capability of programming the integration time by selecting one of seven preset integration periods or by loading an arbitrary integration period over the interface bus.
2. The AD1170 architecture provides for user programmable data format independent of the integration time. All data is computed to 22-bit resolution and the user may specify any resolution from 7 to 22 bits. Usable resolution will typically be limited to 18-bits due to measurement and calibration noise error.
3. Electronic digital calibration eliminates the need for trim potentiometers. Calibration can be performed at any time by applying an external reference voltage to the input and invoking a calibration command. The calibration data is stored in an internal nonvolatile memory chip.
4. Internal calibration cycles may be programmed to occur whenever the converter is idle, assuring negligible offset drift and only 9ppm/°C span drift.
5. The conversion rate is greater than 50 conversions per second when programmed for 60Hz line cycle integration. The maximum conversion rate is greater than 250 conversions per second, using a one millisecond integration period.

SPECIFICATIONS (typical @ +25°C, V_S = ±15V, V₀ = +5V unless otherwise specified)

Model	Min	Typ	Max	Units
RESOLUTION ¹	7		18	Bits
ACCURACY				
Integral Nonlinearity ²		±0.001		% SPAN
THROUGHPUT RATE ³				
Time (Integrate) = 1ms	250			conv/S
Time (Integrate) = 16.667ms	50			conv/S
Time (Integrate) = 100ms	9			conv/S
DIFFERENTIAL NONLINEARITY				
T(int) @ T(cal)				
1ms @ 10ms		±0.01		% SPAN
16.667ms @ 100ms		±0.0008		% SPAN
300ms @ 300ms		±0.00035		% SPAN
STABILITY				
Span		±9		ppm SPAN/°C
POWER SUPPLY REJECTION RATIO (Span Error vs. Analog Supply Voltage)		60		ppm of Reading/V
INPUT CHARACTERISTICS				
Analog Input Range				
dc	-5		+5	V
dc Plus Normal-Mode Voltage Absolute Maximum (Without Damage)	-6		+6	V
Normal-Mode Rejection @60Hz		54		dB
@50Hz		60		dB
Input Bias Current		10		nA
Input Impedance		100		MΩ
REFERENCE				
Output Voltage		5		V dc
Output Current		2		mA
Input Range	4.5		5.5	V dc
DIGITAL LEVELS				
Inputs				
Low			0.8	V
High	2.0			V
Outputs				
Low (@4mA)			0.45	V
High (@100μA)	2.4			V
WARMUP TIME				
to 60ppm SPAN		5		min
to 20ppm SPAN		15		min
POWER REQUIREMENTS				
+V _S and -V _S	9	15	18	V
+V _D	4.75	5	5.25	V
Supply Current Drain @ ±15V		12		mA
@ +5V		110		mA
TEMPERATURE RANGE				
Rated Performance	0		+70	°C
Storage	-25		+85	°C
SIZE	1.24" × 2.5" × 0.55" max (31.4 × 63.5 × 14.0)mm			

NOTES

¹The usable resolution is limited by noise, which is largely determined by the integration period and calibration period. Consult the chart in Figure 4 for typical peak-to-peak noise versus integration and calibration period.

²The integral linearity is defined as the deviation from a straight line drawn between the endpoints of the converter. This specification is independent of gain and/or offset errors.

³Throughput Rate is calculated by the formula: $\frac{1000}{T(\text{int}) + 3 \text{ milliseconds}}$ = minimum conversions/second

Where T(int) is expressed in number of milliseconds.



Specifications subject to change without notice.

IBM PC/XT/AT* compatible evaluation board: AC5004 (see last page of this data sheet for description).

*IBM PC/XT/AT is a trademark of International Business Machines Corp.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



BOTTOM VIEW



CAUTION: OBSERVE PROPER PLUG-IN POLARITY TO PREVENT DAMAGE TO CONVERTER

PIN DESCRIPTIONS

PIN	SIGNAL	DESCRIPTION
1	+5V	Digital Power Supply
2,3	A0, A1	Address Control Lines
4	RD	Read Data Strobe
5	WR	Write Data Strobe
6	CS	Chip Select
7	BUSV	When Low, Indicates Device Busy When High, Indicates Device Ready for Command
10	DTA RDY	When High, Indicates That Data From Most Recent Conversion Command is Ready
11	INT	When High, Indicates Device is Currently Integrating Input Signal. Goes Low to Indicate Integration Complete
12	ELS	External Line Sample Input. Used with ELS Command to Sense an Externally Provided Sample of the Line Frequency in Progress
14	PWR UP	When High, Indicates Power Up Initialization in Progress
16	-15V	Negative Analog Power Supply
17	+15V	Positive Analog Power Supply
18	ANA COM	Analog Common: the Reference Point for Analog Power Supplies
19	+IN	Positive Signal Input
20	-IN	Negative Signal Input
21	REF OUT	Internal +5V Reference Output
23	REF IN	Reference Input; Normally Connected to Ref Out
26	DIG COM	Digital Common; the Reference Point for the Digital Power Supply
29	E _{CONV} CC	External Convert Command Input
30	RESET	Reset Input; Usually Connected to an RC Network for Automatic Reset Upon Power Up
31,32	XTAL OUT, XTAL IN	Connections for 12MHz Crystal (Series Resonant, 30Ω ESR). Alternatively, Xtal In May Be Driven From an External 12MHz Logic Signal
33-40	D7-D0	Bidirectional Data Bus
8, 9, 13, 15, 22, 24, 25, 27, 28		DO NOT CONNECT

FACTORY DEFAULT SETTINGS

The AD1170's internal nonvolatile memory stores various A/D parameters as programmed by the user (such as the integration period, output data format, calibration coefficient, etc.). The AD1170 is calibrated at the factory with the following default settings:

- FORMAT: 16-bit, offset binary
- DEFAULT T(int): 16.667 milliseconds (code 2)
- DEFAULT T(cal): 100 milliseconds (code 4)

AD1170 ARCHITECTURAL OVERVIEW

The AD1170 is a complete microcomputer-based measurement subsystem, containing three major elements: a highly precise charge balancing converter, a single chip microcomputer, and a custom CMOS controller chip.


The heart of the measurement technique is the charge balancing converter (essentially a voltage to frequency converter). This converter measures the input signal by balancing a proportional current against a train of precisely controlled reference current pulses using an integrator. The microprocessor, together with the counting and gating circuitry within the CMOS controller chip, measures the period of the reference current pulses by interpolating them using a 12MHz clock signal. The resulting

data is converted to binary representation by the use of floating point firmware routines within the microprocessor.

When the AD1170 is triggered to perform a conversion, two separate phases are performed: first, an integration phase, where the input signal is actually measured, and then a computation phase, where the data from the integration phase is processed, along with both the volatile and nonvolatile calibration data, and formatted for output as the user desires.


The duration of the integration phase can be programmed by the user, and may be as short as one millisecond, or as long as 350 milliseconds. The computation phase always lasts approximately three milliseconds and commences immediately after the integration phase is over. Therefore, the total conversion time will equal the user programmed integrate time plus a fixed 3 milliseconds. Status signals are provided to indicate when the data is ready and when the converter may be retriggered for the next conversion.

For maximum stability, the AD1170 periodically calibrates itself by performing measurements upon a zero input signal and a full-scale signal provided by the internal reference. This technique cancels any drift within the charge balancing converter itself, resulting in negligible offset drift, and gain stability equal to that of the reference. Calibration cycles may be programmed to take place whenever the AD1170 is idle, or they may be invoked under system control.



READ CYCLE TIMING REQUIREMENTS

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
t_{RD}	RD Pulse Width	150			ns
t_{CSRL}	Chip Select to RD Low	0			ns
t_{CHS}	Chip Select Hold Time	0			ns
t_{AS}	Address Setup Time	10			ns
t_{AH}	Address Hold Time	0			ns
t_{DAV}	Data Valid Time			100	ns
t_{DH}	Data Hold Time			80	ns



WRITE CYCLE TIMING REQUIREMENTS

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
t_{WR}	WR Pulse Width	100			ns
t_{CSWL}	Chip Select to WR Low	0			ns
t_{CHS}	Chip Select Hold Time	0			ns
t_{AS}	Address Setup Time	10			ns
t_{AH}	Address Hold Time	0			ns
t_{DS}	Data Setup Time	80			ns
t_{DH}	Data Hold Time	20			ns

Figure 1. Timing Diagrams and Requirements

The AD1170 contains no internal trims; its span accuracy is factory calibrated by using the ECAL (Electronic CALibration) feature. This feature is a firmware routine which measures an externally applied reference voltage, compares it to the internal reference voltage, and computes a span correction factor which is stored in nonvolatile memory. The correction factor is then applied to all subsequent measurements, thereby compensating for the reference error. The ECAL function may be invoked by the user at any time, thereby replacing the usual trim potentiometer with a totally electronic calibration capability.

UNDERSTANDING THE AD1170 SPECIFICATIONS

The AD1170, because of its unique conversion technique, is specified quite differently from more conventional integrating converters. The following sections will help the user to understand where the sources of error are, and how to extract the best possible performance from the converter.

There are two primary sources of error in the AD1170: integral nonlinearity of the charge balancing converter, which influences all conversions equally, regardless of the integration period and calibration period; and the noise error of the measurement/calibration process, which is a function of the integration period and calibration period as selected by the user.

INTEGRAL NONLINEARITY

The integral nonlinearity of the charge balancing converter (CBC) is $\pm 10\text{ppm}$ ($\pm 0.001\%$) of Span. This specification is an "endpoint" nonlinearity measurement; i.e., the typical deviation seen from a straight line drawn between the CBC output at -5 volts and its output at $+5$ volts. This specification excludes any gain or offset error.

If the converter was externally calibrated at its end points (-5 volts and $+5$ volts), then the integral nonlinearity would also be the relative accuracy of the converter. This is not the case in the AD1170, however, because calibration is performed internally at 0 and $+5$ volts, rather than -5 and $+5$ volts. This calibration technique, superimposed upon the integral nonlinearity of the CBC, results in the curve shown in Figure 2.




Figure 2. Relative Accuracy and Integral Nonlinearity when Calibrated

As shown in the diagram, the calibration technique tends to exaggerate the relative error at the negative end of the scale, and reduce the error between 0 and $+5$ volts. This characteristic happens to be most beneficial when using the AD1170 in systems where the input comes from a sensor whose signal is mostly positive, such as a thermocouple.

For systems where the user desires to minimize the relative error equally across the whole span of the converter, it is possible to intentionally introduce a span error during the ECAL procedure, as shown in Figure 3. This scheme sacrifices positive full-scale accuracy in order to minimize negative full scale error. The net result is a relative accuracy equal to the integral nonlinearity.




Figure 3. Relative Accuracy with Intentional Span Error at $+F.S.$

In both cases the accuracy of the input offset (which is servo controlled) is not compromised.

MEASUREMENT/CALIBRATION NOISE

Measurement noise refers to the conversion-to-conversion uncertainty caused either by mathematical truncation or device noise.

Calibration noise is actually the measurement noise resulting from the calibration process. The converter stabilizes itself by performing internal measurements of the reference, and of ground; these measurements have the same uncertainty due to noise as does the normal measurement process.

The measurement and calibration noise error of the AD1170 determines the differential linearity, or useable resolution, of the converter. This parameter determines the useable resolution because it defines what codes can be seen through the noise. The specified value is the amount of error, in either direction from the average reading, which will not be exceeded for 95% of all conversions. This parameter, as in all integrating converters, is a function of the integration time; long conversions result in very high resolution, while short conversions provide lower resolution. In the AD1170, all internal computations are always carried out to 22-bit resolution, but useable resolution is limited by the peak-to-peak noise, as determined by $T(\text{cal})$ and $T(\text{int})$.

The chart shown in Figure 4, illustrates the typical peak-to-peak noise (in ppm Span) versus $T(\text{int})$ and $T(\text{cal})$. These numbers can be used to indicate how much useable resolution can be

$T(\text{cal}) =$	1ms	10ms	16.7ms	20ms	100ms	166.7ms	300ms	CAL DISABLED	UNITS
$T(\text{int}) = 1\text{ms}$	208	115	115	114	113	112	111	110	± ppm of SPAN ↓
10ms		24	18	16	13	13	13	12	
16.7ms			14	13	8	8	8	8	
20ms				12	7	7	7	7	
100ms					4.0	4.0	3.5	3.5	
166.7ms						4.0	3.5	3.5	
300ms							3.5	3.5	

Figure 4. Typical Peak-to-Peak Noise (in ppm Span) Versus $T(\text{int})$ and $T(\text{cal})$

expected under a given set of operating conditions. For example, a peak-to-peak noise of $\pm 8\text{ppm}$ is approximately analogous to a flicker of $\pm 0.5\text{LSB}$ at 16 bits of resolution. Under these conditions, a user could set the default format for the AD1170 to 16-bit resolution, and observe no more than $\pm 1/2\text{LSB}$ of differential error. See Table I for conversion of typical peak-to-peak noise to Differential Nonlinearity and Usable Resolution.

The chart in Figure 4 may also be used to determine the minimum effective calibration time for a specified integration period; the noise contributions of both the measurement cycle and the calibration cycle combine as the "root sum square", and the combined effect tends to asymptotically approach a baseline value determined by the shorter of the two. For example, a $T(\text{cal})$ greater than 10 milliseconds does little or nothing to improve the noise performance for conversions using a $T(\text{int})$ of 1 millisecond.

NOISE (ppm Span)	RESOLUTION AT 1/2LSB DNL ERROR (NO. OF BITS)	RESOLUTION AT 1LSB DNL ERROR (NO. OF BITS)	DIFFERENTIAL NONLINEARITY (% Span)
244	11	12	0.024
122	12	13	0.012
61	13	14	0.006
31	14	15	0.003
15	15	16	0.0015
8	16	17	0.00076
4	17	18	0.00038
2	18	19	0.00019

Table I. Conversion of Noise Error to DNL and Usable Resolution

SIGNAL INPUT CONNECTIONS

The AD1170 has both a positive input pin (+IN) as well as a negative input pin (-IN), but the AD1170 input is not a true differential input. The negative input pin is an input used during calibration cycles to establish the zero reference. In applications with static ground offsets, the -IN pin may be used as a ground sense input, to sense a signal reference point which is offset from analog common by a small differential. Both the -IN and +IN signals must have a bias current path back to analog common. Figure 5 illustrates the proper use of the input signal connections.




Figure 5. Input, Power, Reset, and Clock Connections

RESET

A reset sequence must be accomplished after power-up and before any access to the converter. The RESET line initializes the internal logic of the AD1170. This line may be driven from an external source, such as may exist in most computer based systems, or it may be connected to a simple RC circuit which will automatically invoke a reset sequence at power-up. Figure 5 illustrates the recommended circuit.

When driving the RESET line from an external source, the line must be held high for at least 2 microseconds after the oscillator is running and stable (typically 300 microseconds after power is applied) in order to assure a proper reset.

CLOCK

The AD1170 requires a 12MHz clock for operation. This clock may be supplied by connecting the XTAL OUT and XTAL IN pins to a 12MHz crystal, along with two resistors and two capacitors as shown in Figure 5.

The user may also supply a 12MHz logic signal from an external source, such as may be available in the user's system. In this case, the external clock should be applied to the XTAL IN pin, and the XTAL OUT pin should remain unconnected.

POWERING THE AD1170

For best performance, the user should pay careful attention to proper power supply bypassing, as well as grounding. Analog common and digital common are not connected internal to the module, but must be connected externally. Figure 5 illustrates the proper connection of power and ground to the AD1170¹.

REFERENCE CONNECTIONS

The internal +5 volt reference of the AD1170 is brought out to Pin 21 of the module; for normal operation, it should be connected to the reference input (Pin 23).

An external reference voltage of from 4.5 to 5.5 volts may be applied to the reference input (Pin 23), and the reference output may remain unconnected. The data will be ratiometric to that reference. The input impedance of the reference input is approximately 16K ohms. The reference input is not dynamic; any external reference voltage must be an essentially static DC signal.

INTERFACING TO THE AD1170

The AD1170 contains an eight-bit microprocessor compatible interface structure, including control lines. It can be interfaced to any microprocessor-based system in either a memory mapped or I/O mapped mode, and occupies four successive bytes of read/write address space, as shown in Figure 6.¹

	CS	RD	WR	A1	A0	FUNCTION
	H	X	X	X	X	Device Not Selected
	L	H	L	H	H	(Unused)
WRITE	L	H	L	H	L	Parameter 2 Write
	L	H	L	L	H	Parameter 1 Write
	L	H	L	L	L	Command Write
READ	L	L	H	H	H	High Data Read
	L	L	H	H	L	Mid Data Read
	L	L	H	L	H	Low Data Read
	L	L	H	L	L	Status Read

X = DON'T CARE

Figure 6. Control Functions

¹Attempting to READ and WRITE at the same time ($\overline{\text{RD}}$ and $\overline{\text{WR}}$ set low) may alter the contents of the internal nonvolatile memory.

The AD1170 is controlled by writing a command into the lowest byte of the device image. Upon receipt of the command byte, the BUSY line is set low, indicating that command interpretation is in progress. The BUSY line returns high, following command interpretation and a command dependent execution time. This signals that the command execution has been completed, and another command may now be written. The logical inverse of the BUSY line is available in the STATUS byte for use in polling. See the section below about THE STATUS BYTE.

When the command requires one or two parameters, in addition to the command byte, they must be written into the second and third parameter bytes of the image *before* writing the command byte. This is because writing the command byte triggers the microprocessor to begin command interpretation.

Following the execution phase of any command, the CMD ERR bit in the STATUS byte will indicate acceptance or rejection of the command. When set, this bit indicates that there was a contextual or syntactic error in the command or parameters.

Conversions may be initiated either by bus command, or by a high to low transition of the EXT CC line¹. Externally triggered conversions behave in the same way as bus triggered conversions, except that the BUSY line and the BUSY bit in the status word remain inactive; the end of execution of externally triggered conversions must be determined by examination of the DTA RDY line or the DTA RDY bit in the STATUS word.

THE STATUS BYTE

The lowest readable byte of the device image is the STATUS byte; it contains six bits of information about the current status of the AD1170. This byte may be examined by the host processor at any time. The individual bits in the status byte (see Figure 7) are assigned the following functions:

- BIT0** The BUSY bit is an inverted version of the signal on Pin 7 of the module. When low, it indicates that the AD1170 is ready to receive a command. When high, it indicates that the AD1170 is busy executing the last command. Any commands loaded while the BUSY signal is high will be ignored.
- BIT1** The DTA RDY bit (also available on Pin 10 of the module) goes high to indicate that the data from the most recent conversion is available in the LOW DATA, MID DATA, and HIGH DATA registers. This bit is cleared at the start of the next conversion. It may also be cleared by executing an EOI command.
- BIT2** The DATA SAT bit is set by any conversion which is saturated, i.e., any conversion whose output data exceeds positive or negative full scale.
- BIT3** The CMD ERR bit indicates that the most recently loaded command contained a contextual or syntactic error, or was not recognized. It is cleared when the next command is loaded.
- BIT4** The INT bit (also available on Pin 11 of the module) goes high to indicate that the input signal is currently being integrated. It is used in multiplexed systems to determine when the input multiplexer may be switched.
- BIT5** The PWRUP bit (also available on Pin 14 of the module) goes high when the module is powered up or when the RST command is executed. It remains high until device initialization is complete. This signal is used to indicate readiness of the converter after system initialization.

B7	B6	B5	B4	B3	B2	B1	B0
*	*	PWRUP	INT	CMD ERROR	DATA SAT	DATA RDY	BUSY

* UNUSED: CONTENTS INDETERMINATE

Figure 7. The Status Byte

OUTPUT DATA FORMAT

The AD1170 architecture allows a programmable data format independent of the integration time. The user may specify any resolution from 7 to 22 bits, and may specify either offset binary coding or two's complement coding. Programming the data format is accomplished via the use of the SDF command, using the format code described in the table in Figure 8 as the PARAMETER 1 value.

C ₄	C ₃	C ₂	C ₁	C ₀	DATA FORMAT
H	X	X	X	X	Two's Complement
L	X	X	X	X	Offset Binary
X	H	H	H	H	22 Bits
X	H	H	H	L	21 Bits
X	H	H	L	H	20 Bits
X	H	H	L	L	19 Bits
X	H	L	H	H	18 Bits
X	H	L	H	L	17 Bits
X	H	L	L	H	16 Bits
X	H	L	L	L	15 Bits
X	L	H	H	H	14 Bits
X	L	H	H	L	13 Bits
X	L	H	L	H	12 Bits
X	L	H	L	L	11 Bits
X	L	L	H	H	10 Bits
X	L	L	H	L	9 Bits
X	L	L	L	H	8 Bits
X	L	L	L	L	7 Bits

X = DON'T CARE (C₇ C₆ C₅ = X FOR ALL DATA FORMATS)

Figure 8. Format Code

It should be noted that the AD1170 computes all data to 22 bit resolution. However, not all 22 bits are useable, since the differential performance is largely dependent upon factors such as integration period and calibration period. The SDF command simply serves to round off the result to the specified number of bits. The graph in Figure 4 can be used to estimate the amount of useable resolution achievable for a specified integration period and calibration period.

The output data is always right justified within the three output bytes (LOW DATA, MID DATA, and HIGH DATA). If two's complement format is selected, the MSB of the data is inverted and extended all the way to the top of the HIGH DATA byte. For example, if 16 bit two's complement format is selected, the data will appear in the LOW DATA and MID DATA bytes, and the MSB will be 0 for positive inputs.² The format is a nonvolatile parameter; whenever an SAVA command is executed, the current format will be saved to nonvolatile memory, and will become the default format upon powerup.

¹The minimum duration for EXT CC is one microsecond.

²Since the sign is extended all the way to the top of the uppermost byte, the HIGH DATA byte will be filled with the value of the MSB.

PROGRAMMING THE INTEGRATION PERIOD

The key parameter of any integrating A/D converter is the integration period. As shown in Figure 9, an integrating A/D converter provides maximum normal mode rejection at those frequencies which are integral multiples of $1/T(\text{int})$, where $T(\text{int})$ is the integration period. The most common way to exploit this characteristic is to set the integration period equal to one period of the power line frequency so that ac hum will be rejected.




Figure 9. Normal Mode Rejection

The duration of the integration also affects the resulting resolution of the data; long integration times result in more usable resolution than do short integration periods.

The AD1170, unlike most dual slope converters, offers the user the capability of programming the integration time. This feature can be used to great advantage in systems design, since the integration time can be optimized for differing system conditions. For example, in systems whose inputs are severely polluted by 60Hz noise, the user may wish to program the AD1170 for a 100 millisecond integration time, which will result in excellent 60Hz normal mode rejection. In another application, a user may wish to scan a large number of channels rapidly, looking for gross input changes, then slow down in order to make a high resolution conversion before resuming rapid scanning.

The AD1170 offers the user a number of different ways to set the integration period. The simplest way is by using the SDI command to set the default integration period to one of seven preset periods (1ms, 10ms, 16.66ms, 20ms, 100ms, 166.66ms, 300ms). The first two preset periods offer fairly rapid scanning at reduced resolution; the other five represent American and European line voltage standards or multiples thereof. For single conversions without altering the default integration time, the CNVP command may be used, which also allows the selection of one of these seven preset periods. These preset periods and their corresponding codes are listed in the table of Figure 10.

Another way in which the integration period may be programmed is via the EIS command, which allows the user to load the externally definable period register with a binary value¹ proportional to the desired integration period. Using this technique, the user may specify any period from one millisecond to 350 milliseconds (with 200 microsecond accuracy). Access to this user definable period is via the SDI or CNVP commands; the last entry in Figure 10 is used to select the period defined by the EIS or ELS command.

C ₂	C ₁	C ₀	INTEGRATION TIME	NOTES
L	L	L	1 Millisecond	
L	L	H	10 Milliseconds	
L	H	L	16.667 Milliseconds	1 cycle @ 60Hz
L	H	H	20 Milliseconds	1 cycle @ 50Hz
H	L	L	100 Milliseconds	50/60Hz
H	L	H	166.67 Milliseconds	10 cycles @ 60Hz
H	H	L	300 Milliseconds	50/60Hz
H	H	H	(See Note)	

NOTE

This code is used for externally loaded integration times (defined with the EIS Command) or externally measured times (from the ELS Command). The value can be anywhere from 1 Millisecond to 350 Milliseconds.

Figure 10. Preset Integration Periods

The third way to set the integration period is via the external line sampling feature, using the ELS command. This command samples the period of the logic signal presented to the ELS input pin (Pin 12), and sets the externally definable period register accordingly. This feature is most useful in environments with fluctuating line frequencies. By executing an occasional ELS command, the converter effectively "tracks" the line frequency. To use this feature, a clean, bounce free logic representation of the line frequency must be present at the ELS input during the execution of the ELS command. Once having performed the ELS command, the measured integration time may be selected using the SDI or CNVP commands along with the (HHH) code from the table in Figure 10².

It should be noted that the actual integration period used in the measurement process is accurate to about $\pm 200\mu\text{s}$, due to the limitations of the charge balancing converter. This is adequate, however, for greater than 50dB of normal mode rejection at 60Hz when using an integration period of 1/60 second. Even greater normal mode rejection may be obtained when the integration period is a multiple of the line frequency period.

CONTROLLING THE CALIBRATION CYCLE

The AD1170 achieves its excellent span and offset stability by calibrating itself against its internal reference voltages. The user can control the frequency of occurrence for calibration cycles and their duration.

The duration of the calibration cycle is an important parameter, because it affects the accuracy of the calibration cycle itself. Errors in the calibration cycle appear in the output data as instantaneous offset and span errors. If automatic "background" calibration is enabled, these errors effectively appear as noise. Just as in the case of input conversions, longer calibration times result in more accuracy and less noise.

Of course there may be system applications where there simply isn't sufficient time to perform a long calibration cycle. For this reason, the AD1170 offers the user the ability to specify the calibration period, using the SDC command.

¹See the section titled "The AD1170 Command Set" for the formula used to compute the proper binary value.

²Caution is advised; if no signal is present at the ELS input when the ELS command is executed, or if the signal is not within acceptable frequency limits, the module may "hang" and require a hardware reset to continue operation.

The argument for the SDC command is the same three-bit code as is used for the SDI and CNVP commands. The reason for this is that each calibration cycle consists essentially of two ordinary conversion cycles, performed upon the internal zero and span references. For example, if an SDC command with an argument of 3 is executed, the default calibration time will then be approximately 49 milliseconds (two conversions of 20 milliseconds plus approximately 9 milliseconds for the internal mathematics).

The user may also disable or enable background calibration. In systems where the AD1170 may be periodically idle, i.e., not performing input conversions, background calibration is a good choice. This mode is enabled with the CALEN command and will cause the AD1170 to continually initiate an internal calibration cycle whenever the converter is otherwise unoccupied. Any conversion commands received during a cal cycle will cause that cal cycle to be aborted in favor of the input conversion, thereby giving the user priority over calibration. This mode of operation is automatic and transparent.

The CALDI instruction is used to disable background calibration. When this instruction is executed, the converter will be completely idle between convert commands, and calibration cycles will only occur when invoked by the SCAL command. This mode of operation is best when the user would like to perform input conversions at the maximum rate, and/or when the system affords a specific convenient time to perform calibration.

There are no hard and fast rules about the best way to apply all of this flexibility, but best performance will be obtained if the following points are observed:

- Consult the chart in Figure 4 to determine the minimum effective calibration period for use with a desired integration period.
- Don't use automatic background calibration unless your system will allow the converter enough uninterrupted time to perform at least one calibration cycle. For example, if you are using a calibration period code of 3, your system must periodically allow at least 49 milliseconds without a convert command or calibration will not occur.
- Remember that the purpose of the calibration cycle is to cancel the intrinsic drift of the charge balancing converter within the AD1170 itself. If the converter is in a stable environment, calibration may be done less frequently. The best possible performance will be achieved in stable ambient temperatures, where calibration is manually invoked by the system at relatively long intervals, using the longest allowable calibration time.
- Very short calibration times, although allowed by the AD1170 firmware, are not especially useful because they introduce more error than they compensate. The only useful purpose of very short calibration times is in systems which are operating in rapidly changing ambient temperatures, and then only for relatively low resolution conversions.

COMPENSATION OF EXTERNAL OFFSETS

An electronic "null" feature compensates for offset errors of signal conditioning stages preceding the AD1170.

The null feature comprises three commands: NULL measures the input signal (using the current integration time) and stores it in internal RAM; NULEN subtracts the measured value from all subsequent conversions; NULDI cancels the NULEN command's effect.

The sum of the offset value plus the full-scale input should be less than the ± 6 volts linear input range of the AD1170. The

offset value to be nulled should ideally be no more than a few hundred millivolts in amplitude.

The NULL command does not need to be executed every time the AD1170 is powered up. Since the value measured by the NULL command is saved and restored by the SAVA and RESA commands, the value of the null will be the one saved during the last SAVA command. Execute a NULL command only when a new null measurement is desired.

When NULEN is in effect, the length of each conversion will be extended by approximately 700 microseconds.

ELECTRONIC CALIBRATION

The AD1170 contains an Electronic CALibration capability, which, along with the internal nonvolatile memory chip, effectively eliminates the need for trim potentiometers of any kind. This capability, abbreviated as ECAL, should not be confused with the internal background calibration cycles. ECAL is a completely distinct function used to calibrate the AD1170 to an external reference standard.

The ECAL function measures the ratio of the internal reference voltage in the module with respect to an externally applied reference voltage. The resulting coefficient is applied to the math computations for all subsequent conversions, effectively compensating the module for absolute value errors in its own reference. The ratio is stored in random access memory until the user invokes a SAVA command, which will save this coefficient (along with the other nonvolatile parameters) in the nonvolatile memory chip. When the module is powered up, the previously saved coefficient is recalled from nonvolatile memory and stored in random access memory.

In order to use the ECAL command, the input to the AD1170 must first be presented with an external +5 volt reference standard such as is usually found in many calibration labs. The ECAL command may then be invoked; the external reference voltage must remain at the input until command execution is complete. If the calibration is to be made nonvolatile, a SAVA command must then be invoked.¹

ECAL may also be used as a means of making limited ratiometric measurements. For example, in some applications, it may be useful to be able to measure the output of some transducer with respect to its excitation; if the excitation can be scaled to the range of 4.5 to 5.5 volts, then it can be used as an excitation for the ECAL process. Having digitized the excitation, all subsequent conversions will be ratioed to the ECAL value. For example, if an ECAL procedure is performed upon a 4.5 volt source, and the converter subsequently digitizes a 2.25 volt signal, the converter output will be half of full scale, or 11000... (assuming offset binary coding). The converter can be restored to absolute calibration by executing a RESA command, which will restore the last nonvolatile ECAL coefficient to random access memory.

The user is cautioned that the nonvolatile memory used in the AD1170 has a finite endurance of 1000 write cycles minimum. Assuming that the AD1170 is calibrated weekly, this implies a device life span of greater than 19 years. Less frequent calibrations mean a proportionately longer life span. This means ECAL may be performed any number of times, but the user should limit the number of SAVA commands in order to extend the life span of the nonvolatile memory.

¹Since the SAVA command saves all nonvolatile parameters, the user should be sure that the other default parameters, such as integration time and data format, are set to their desired values before SAVA is invoked.

NONVOLATILE MEMORY

The internal nonvolatile memory in the AD1170 is used to store the various nonvolatile parameters associated with A/D operation (for example, the integration period, data format, ECAL coefficient, etc.).

In addition, eight 16-bit words of the nonvolatile memory are made available to the user for general purpose use. They may be accessed using the RDNV and WRNV commands. Because the nonvolatile memory is specified for a finite endurance of 1000 write cycles minimum, it is best used for data which does not regularly need to change, such as configuration information or system calibration parameters.

FACTORY DEFAULT SETTINGS

The AD1170 is calibrated at the factory; the factory default settings are:

- Format: 16-bit, offset binary
- Default T(int): 16.667 milliseconds (code 2)
- Default T(cal): 100 milliseconds (code 4)

THE AD1170 COMMAND SET

The AD1170 command code set includes 20 different functions. Some of the commands require no parameters, while others require one or two parameters which must be loaded into the PARAMETER 1 and PARAMETER 2 registers prior to loading the command register. Some commands (for example, CNVP) have their option parameter embedded in the lowest three bits of the command itself.

The execution time for any command depends on the command. Figure 11 is a synopsis of the available commands, as well as estimates of their execution times.

Each of the commands described below is preceded by an opcode name, along with the digital code (in binary).

CALEN 10110000
 CALEN (CALibration ENable) enables automatic background calibration cycling. In this mode, background calibration cycles are executed automatically whenever the AD1170 is not otherwise occupied. If a command is received during a calibration cycle, that cycle will be aborted and the command will be executed.

CALDI 10111000
 CALDI (CALibration DISable) disables automatic background calibration. After executing this command, the AD1170 will be completely idle between commands. While in this state, a single calibration cycle may be invoked with the SCAL command.

CNV 00001000
 CNV (CoNVert) causes a single conversion to be performed, using the current default integration time and data format.

CNVP 00010C₂C₁C₀
 CNVP (CoNVert using specific Preset time) causes a single conversion to be performed, using one of the eight preset integration times as listed in Figure 10. The default integration time is not changed. The three bit code for the desired integration time is embedded in the lowest three bits of the command code.

ECAL 00011000
 ECAL (Electronic CALibration) causes an electronic calibration cycle to be performed. An external +5 volt reference voltage must be presented to the input before this command is executed, and the input must remain stable until the end of command execution is signaled by the BUSY line or the BUSY bit in the status word. The calibration data computed by this command is applied to all subsequent conversions, but is not made nonvolatile until a SAVA command is performed.

MNEMONIC	FUNCTIONAL DESCRIPTION	EXECUTION TIME (APPROX)
CNV	Perform a Single Conversion Using the Default Integration Time	T(int) + 3ms
CNVP	Perform a Single Conversion Using the Specified Integration Time	T(int) + 3ms
ELS	Measure Period of Signal at the ELS Input	2 × T(int) + 20ms
ECAL	Perform Electronic CALibration Routine	1.5 seconds
SDI	Set Default Integration Time for Input Measurements	150μs
SDC	Set Default Calibration Period	160μs
SDF	Set Default Data Format	140μs
RESA	Restore All Nonvolatile Parameters from Memory	2.3ms
SAVA	Save All Nonvolatile Parameters to Memory	150ms
WRNV	Write a Word to the User EEPROM Area	22ms
RDNV	Read a Word from the User EEPROM Area	600μs
EOI	Clear the Data Ready Flag	260μs
SCAL	Perform a Single Cal Cycle	2 × T(cal) + 9ms
CALEN	Enable Background Calibration	300μs
CALDI	Disable Background Calibration	310μs
EIS	Set Integration Time to Arbitrary Value	130μs
RST	Reset AD1170 to Power Up Conditions	210ms
NULL	Measure the Offset Voltage Value at the AD1170 Input and Store	T(int) + 3ms
NULEN	Subtract NULL Measured Value from All Subsequent Conversions	250μs
NULDI	Cancel the Effect of the NULEN Command	250μs

Figure 11. Synopsis of Commands

EOI	10001000
EOI (End Of Interrupt) clears the DTA RDY bit in the status byte, as well as the DTA RDY line (Pin 10). It is provided as a means of clearing the interrupt source in systems which use an interrupt upon data ready.	
ELS	00100000
ELS (External Line Sample) measures the period of the logic signal applied to the ELS input (Pin 12) ¹ . This period is loaded into the register associated with the last entry of the table in Figure 10. Input conversions using this measurement as the integration period may be performed by invoking a CNVP command, or by setting the default integration period with the SDI command. This command is intended for use in environments with varying line power frequency; periodically invoking this command allows effective tracking for improved normal mode rejection.	
EIS	00101000
EIS (External Integration Set) is used to establish an arbitrary integration period from 1 millisecond to 350 milliseconds. To use this command, first load the PARAMETER 1 and PARAMETER 2 registers with the 16-bit binary number N, which is calculated using the following expression:	
$N = 2^{16} - T(\text{int})/21.333\text{E-}6$	
After the low and high bytes representing N are loaded into the PARAMETER 1 and PARAMETER 2 registers respectively, execute the EIS command. Once this command is executed, the externally loaded integration time can be used via the CNVP or SDI commands.	
RESA	01101000
RESA (REStore All) restores all configuration parameters (default integration time, default calibration time, data format, EIS/ELS period, NULL value and electronic calibration data) from non-volatile memory. After executing this function, all parameters will be restored to their last value as saved by the SAVA command.	
SAVA	01001000
SAVA (SAVe All) saves all programmable attributes (default integration time, default calibration time, data format, EIS/ELS period, NULL value and electronic calibration data) into non-volatile memory.	
SDI	00111C₂C₁C₀
SDI (Set Default Integration time) sets the default integration time to one of the eight preset times listed in Figure 10. The three-bit code for the desired integration time is embedded in the lowest three bits of the command code.	
SDF	00110000
SDF (Set Default Format) sets the default data format according to the five bit code loaded into the PARAMETER 1 register prior to execution of this command. The table in Figure 8 illustrates the construction of the five bit code according to the desired data format and resolution.	
SCAL	11000000
SCAL (Single CALibration) performs a single background calibration cycle. This command is intended for use when automatic background calibration has been disabled via the CALDI command.	
SDC	01000C₂C₁C₀
SDC (Set Default Calibration time) sets the default calibration time (Tcal) according to the three bit code embedded in the lowest three bits of the command. The calibration times are shown in Figure 10. Note that the actual duration of a calibration cycle is approximately $2 \times T(\text{cal}) + 9$ milliseconds.	
WRNV	10011A₂A₁A₀
WRNV (WRite NonVolatile) writes the user supplied data, in the PARAMETER 1 and PARAMETER 2 registers, into the user accessible area of the AD1170's nonvolatile memory. Eight words of this memory are available, and are addressed by the lowest three bits of the command.	
RDNV	10100A₂A₁A₀
RDNV (ReaD NonVolatile) reads one word from the user accessible portion of the nonvolatile memory within the AD1170, and places the data into the LOW DATA and MID DATA registers for retrieval by the user. The address of the desired word is embedded into the lowest three bits of the command.	
RST	10010000
RST (ReSeT) is effectively equivalent to a hardware reset of the AD1170. After executing this command, all nonvolatile parameters (including the ECAL coefficient, the default integration and calibration periods, EIS/ELS period, NULL value and the default format) will be restored to their last saved values, automatic calibration will be enabled, and NULL will be disabled.	
NULL	01110000
NULL measures the input signal (using the current integration time value) and stores the measurement in internal RAM. It allows the user to establish the value of offset voltage at the input and subtract that offset from subsequent conversions through the execution of the NULEN command. The user must insure that the sum of the offset value plus the full scale input is less than the ± 6 volts linear input range of the AD1170. Ideally the offset value to be nulled should be no more than a few hundred millivolts in amplitude. The value measured by the NULL command is saved and restored by the SAVA and RESA commands – maintaining this value through subsequent powerups. The NULL command need only be invoked when a new null measurement is desired.	
NULEN	01111000
NULEN (NULI ENable) subtracts the value, measured and stored by the last NULL command, from all subsequent conversions. When NULEN is in effect, each conversion's length will be extended by approximately 700 microseconds.	
NULDI	10000000
NULDI (NULI DIable) cancels the effect of the NULEN command.	

¹This logic signal should be a TTL or CMOS compatible continuous waveform. It need not be symmetrical, but the HIGH or LOW time should not be less than 25 microseconds.

IBM PC INTERFACE

Figure 12 is an example of an AD1170/IBM interface suitable for the IBM PC or XT personal computers. In this case, the AD1170 is interfaced in the I/O space; the DIP switch controls the specific location of the AD1170 within the available address space.




Figure 12. IBM PC/XT to AD1170 Interface

INTERFACING TO AN 8051 MICROCONTROLLER

Figure 13 shows how an AD1170 may be interfaced to an 8051 microcontroller using a technique commonly called "byte banging", where the control lines and data bus of a device are manipulated under firmware control. This "byte banging" technique can be adapted to most microprocessors and is useful in situations where a conventional bus structure is either nonexistent or unavailable for use.¹

The AD1170's data bus is connected to the 8051 using I/O lines P2.0 through P2.7. The address lines A0 and A1 are connected to I/O lines P1.0 and P1.1 respectively. The RD/ and WR/ lines are connected to P1.2 and P1.3. The CS/ line of the AD1170 is grounded when it is the only device connected to the 8051, but multiple AD1170s could easily be connected in the same way if each CS/ line were separately controlled.

¹Note that the 8051 microcontroller does contain a conventional bus structure; the "byte banging" interface shown here is presented as an example of an alternative technique.




Figure 13. Simple 8051 to AD1170 Interface

To initialize the interface, first write "1"s to the port pins connected to the data bus and the RD/ and WR/ control lines. This puts the 8051 I/O lines into a lightly "pulled up" state, simulating a tri-stated condition on the bus to insure that neither RD/ or WR/ are selected:

```
INIT:  SETB  P1.2      ;DISABLERD/
       SETB  P1.3      ;AND WR/
       ;
       MOV  P2, #OFFH ;SET P2 TO ALL ONES
```

To write a command to the AD1170, first set the state of the P1.1 and P1.0 lines for the address corresponding to the byte to be written to. Set the P2 port to the command data, then strobe the WR/ line by first clearing the P1.3 line and then setting it:

```
WRCMD: CLR  P1.0      ;FIRST CLEAR A0 AND A1
        CLR  P1.1      ;TO POINT TO CMD BYTE
        ;
        MOV  P2, #CNV  ;CNV IS THE OPCODE FOR
        ;              ;A SINGLE CONVERSION
        ;
        CLR  P1.3      ;STROBE THE WR/ LINE
        SETB P1.3      ;ONE TIME
        ;
        MOV  P2, #OFFH ;CLEAR DATA BUS TO
        ;              ;ALL ONES
```

To read a byte from the AD1170, first set the P1.0 and P1.1 lines to point to the address of the byte desired. Bring the RD/ line low, reading the contents of P2. Return the RD/ line high:

```
RDSTAT: CLR  P1.0      ;POINT TO STATUS BYTE
         CLR  P1.1      ;
         ;
         ;
         CLR  P1.2      ;BRING RD/ LINE LOW
         MOV  A,P2      ;READ CONTENTS OF BUS
         SETB P1.2      ;RESTORE RD/ LINE HIGH
```

PRESSURE TRANSDUCER DATA ACQUISITION

A two module solution for microcomputer based data acquisition uses a 1B31 hybrid signal conditioner and an AD1170 as shown in Figure 14. A 3 millivolt/volt pressure transducer (e.g., Dynisco's 800 series) is interfaced to a model 1B31 configured for a gain of 333.3, to provide a 0 to 5 volt output. The regulated excitation voltage is 5 volts, and is used as the reference input for the AD1170 to produce ratiometric operation. This configuration yields very high CMR enhanced by the 1B31 low pass filter and the integrating conversion scheme of the AD1170.

In addition, fixed offsets caused by bridge imbalance can be nulled out by the AD1170 with a power-up initialization command from the microcomputer (see COMPENSATION OF EXTERNAL OFFSETS section). The full-scale output of the 1B31 and Transducer can also be normalized to AD1170 full scale through the electronic calibration command ECAL. Both the offset and full-scale correction data can then be stored in nonvolatile memory to eliminate repeating this trim process after each power-up. The AD1170 eliminates a potentiometer or software overhead which might otherwise be needed for these functions.




Figure 14. Pressure Transducer Data Acquisition Using 1B31 and AD1170

AC5004

... an IBM PC/XT/AT Compatible Evaluation Board for the AD1170

FEATURES

- Compatible to the IBM PC/XT/AT or Equivalent
- Menu-Driven Demonstration Software
- Input Mating Connector
- Full Documentation
 - Example Listings of BASIC Programs
- Schematic
- Assembly Drawing
- Complete Set of Tools to Evaluate an AD1170
- A/D Converter

GENERAL DESCRIPTION

The AC5004 was designed as a support tool to enable the user to easily and quickly evaluate Analog Devices' AD1170 high-resolution programmable integrating A/D converter. The AD1170 is inserted directly into an AC5004 board which is designed to plug into the backplane of an IBM PC/XT/AT. Thus, armed with an IBM PC, an AD1170, and an AC5004 evaluation board, the user is fully prepared to examine the operation of the AD1170.

A User's Manual provides all the information required to put the AC5004/AD1170 evaluation process into operation. In the manual are full descriptions of the AC5004 memory address and power source selection jumpers as well as a schematic documenting the interface of the AD1170 to a computer bus.

The package also contains a comprehensive demonstration program written in BASIC that completely exercises all the functions of the AD1170. The AC5004 is an accessory that will make readily available to the user all the tools needed to comprehensively test the AD1170.

PRODUCT HIGHLIGHTS

- AC5004 plugs directly into IBM PC/XT/AT or compatibles. Standard short slot card size (5 7/8" × 5" × 1").
- The AC5004 enables the user to evaluate the AD1170 high-resolution, programmable, integrating A/D converter without having to build a bread-board or prototype.
- The evaluation boards come complete with software and programming examples designed to exercise all of the AD1170's functions.
- AC5004 schematic and assembly drawings are provided to be used as examples of how to interface the AD1170 to a micro-processor bus.

Please note:

Order AC5004 (does not include AD1170).

FEATURES

High Resolution: 22 Bits
Wide Dynamic Range: 133dB

Low Nonlinearity:
Integral: $\pm 1\text{ppm max}$
Differential: $\pm 0.5\text{LSB max}$


High Stability:
Gain: $\pm 1\text{ppm}/^\circ\text{C max}$
Zero: $\pm 0.5\mu\text{V}/^\circ\text{C max}$
INL: $\pm 0.02\text{ppm}/^\circ\text{C}$
DNL: $\pm 0.005\text{ppm}/^\circ\text{C}$

High Throughput Rate: 20 Conversions/Second
Microprocessor Compatible Interface
Compact Modular Package

APPLICATIONS

Data Acquisition Systems
Scientific Instruments
Medical Instruments
Weighing Systems
Automatic Test Equipment
Test and Measurement Equipment

AD1175K FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD1175 is a very high resolution integrating A/D converter intended for applications that require the highest possible accuracy without sacrificing conversion speed, board space or modest pricing. This converter provides the performance of large benchtop or rack mount instruments in a compact, modular package.

The AD1175 utilizes an auto-zeroed, multislope, integrating principle that features 22-bit resolution with extremely low nonlinearity (Integral: $\pm 1\text{ppm max}$ and Differential: $\pm 0.5\text{LSB max}$). Temperature stability is specified at $\pm 1\text{ppm}/^\circ\text{C}$ maximum for gain (exclusive of reference), $\pm 0.5\mu\text{V}/^\circ\text{C}$ maximum for zero, $\pm 0.02\text{ppm}/^\circ\text{C}$ for integral nonlinearity, and $\pm 0.005\text{ppm}/^\circ\text{C}$ for differential nonlinearity.

The integration time is user selectable for maximum, line frequency noise rejection at either 60Hz or 50Hz. The conversion rate is 20 or 16 per second respectively, which is many times faster than benchtop instruments of similar performance.

The nominal full-scale input range is $\pm 5\text{V}$; however, rated accuracy is specified for inputs up to 10% over nominal, yielding a total dynamic range of greater than 4.6 million to 1. The analog input is a high impedance, high CMRR, true differential input pair. The input low operates within $\pm 100\text{mV}$ of analog ground and is used to sense signal low (at the source) to minimize ground loop problems.

The output of the AD1175 consists of four addressable 8-bit bytes (STATUS and 3 DATA) presented at an 8-bit tri-stated port with standard chip select.

Several modes of operation are available and allow writing to one of several addressable locations to program gain and offset, or to initiate a conversion.

The AD1175 requires no external components and operates from $\pm 15\text{V}$ dc and $+5\text{V}$ dc power. All digital inputs and outputs are LSTTL compatible. The $3.7" \times 5.2" \times 0.53"$ metal case package provides excellent electrostatic and electromagnetic shielding.

PRODUCT HIGHLIGHTS

1. The unparalleled dynamic range, accuracy, linearity and stability of the AD1175 represent a breakthrough for an A/D converter offering small size and modest cost. Only large, expensive benchtop meters offer similar performance.
2. The AD1175 converts approximately ten times as fast as digital meters with like performance.
3. The microprocessor interface of the AD1175 provides for straightforward operation, but with the features required for optimum system performance. Simple commands control offset adjust, gain adjust, external offset null and initiate conversions. The output bytes indicate input polarity, off-scale condition and a variety of additional status information.
4. The AD1175 is a complete A/D converter including a precision internal reference, clock and integration capacitor. Offset and coarse gain adjust are bus controlled, while user accessible trim potentiometers allow fine gain adjust and \pm full-scale balance adjust.
5. Conversions may be made using either the offset and coarse gain settings stored in internal nonvolatile memory, or new settings made via the bus. The nonvolatile memory may be updated on command with the new settings.

SPECIFICATIONS (typical @ +25°C, V_S = ± 15V, V₀ = +5V unless otherwise specified)

Model	AD1175K
RESOLUTION	22-bits + 10% Overrange (4,600,000 Counts) min
DYNAMIC RANGE	133dB
ACCURACY	
Integral Nonlinearity ¹	± 1ppm F.S., max
Differential Nonlinearity (@ 22 Bits)	± 0.5LSB, max
Total Noise (Ref to Input, 95% Confidence)	5μV p-p max
STABILITY	
Gain T.C. (Excluding Reference)	± 1ppm RDG/°C, max
Zero T.C.	± 0.5μV/°C, max
Integral Nonlinearity T.C.	± 0.02ppm F.S./°C
Differential Nonlinearity T.C.	± 0.005ppm F.S./°C
POWER SUPPLY REJECTION RATIO (± 15V)	± 10ppm F.S./V
WARMUP TIME	
Relative Accuracy (for Rated Performance)	15 Minutes
Full Rated Performance	45 Minutes
REFERENCE	
External Reference In	
For Rated Performance	+ 6.95V ± 2% ²
Maximum Input (Operating Only)	+ 9.6V
Reference Output	
Voltage	+ 6.95 ± 2%
Output Resistance	250Ω
Temperature Coefficient	± 0.4ppm/°C (± 0.8ppm/°C, max)
Drift with Time (Avg. Trend Line)	
1st 15 Days Operating	± 1ppm/Day
After 15 Days Operation	± 25ppm/1000hrs., max
Noise, 0.01 to 10Hz (95% Confidence)	1ppm p-p, max
User Reference Output	
Gain (Referred to Reference In)	1.000 to 1.012 ³
Current	± 2mA, max
Stability: Temperature Coefficient	± 1μV/°C, max
THROUGHPUT RATE⁴	
@ Integrate Time of 1/30 sec (60Hz)	20 conversions/sec
@ Integrate Time of 1/25 sec (50Hz)	16 conversions/sec
ANALOG INPUT CHARACTERISTICS	
Voltage Range ^{5,6}	± 5V Bipolar ⁵
Max V _{IN} H (at Input Hi, Without Damage)	± 12V
Max V _{IN} L (at Input Lo, Without Damage)	± 3V
Max V _{IN} LR (Input Lo, for Rated Performance)	± 100mV
Input Resistance (Input Hi, or Input Lo)	1000MΩ
Input Bias Current, Input Hi or Input Lo (+ 10°C to + 50°C)	± 10nA, typ, ± 40nA max
Input Bandwidth ⁷	
Small Signal	2.0MHz
Large Signal	150kHz
CMRR at dc to 60Hz	80dB, min
ADJUSTMENTS	
Offset (Programmable)	
Range	± 75mV
Resolution	1LSB Steps
Gain-Coarse (Programmable) ⁶	
Range	< 4.7V to > 5.6V
Resolution	0.009% Steps
Gain-Fine Range ^{3,6}	± 0.006% F.S.
Gain-Balance (± Full Scale) Range ³	± 0.005% F.S.
DIGITAL LEVELS	
Inputs	
Low	0.8V max
High	2.0V min
Outputs	
Low (@ 4mA)	0.45V max
High (@ 100μA)	2.4V min
POWER REQUIREMENTS	
Supply Voltages (for Rated Accuracy)	
± V _S	± 15V (± 0.3V each)
+ V ₀	+ 5V (-0.2V to + 0.4V)
Supply Current Drain (@ ± 15V)	
After Warm-Up	+ 55mA, - 70mA
During Warm-Up (@ + 5V)	150mA
ENVIRONMENTAL	
Rated Performance	10°C to + 50°C, 70% RH
Operating	0 to + 70°C
Storage	- 25°C to + 70°C
MECHANICAL	
Size	3.7" × 5.2" × 0.53" max
Shielding	Electrostatic, 6 Sides Electromagnetic, 5 Sides
Weight	170 grams

NOTES

¹Integral Nonlinearity is specified over the entire input span (NOMINAL FULL-SCALE + 10% Overrange). It is specified using the "End Point" definition, where the error is measured after removing the offset error and the gain errors at plus and minus full scale.

²Single ended, ground referred.

³Adjustment is performed via user accessible 10-turn trim potentiometer.

⁴Integration Time is selectable to either 1/30 sec for 60Hz rejection, or 1/25 sec for 50Hz rejection.

⁵The Nominal Analog Input Voltage Range is ± 5V, but the AD1175 may be calibrated for input voltages from ± 4.7V to ± 5.6V and maintain specified accuracy over the entire range, including a 10% on-scale overrange.

Therefore, input voltages of up to ± 6.16V will be accurately converted when calibrated for ± 5.6V Nominal input.

⁶Converter section GAIN is digitally adjustable, via the data bus, in steps of 0.009% from < 4.7 to > 5.6V FS.

A user accessible 10-turn trim potentiometer is also provided for fine GAIN adjust (± 0.006% range).


All units are factory calibrated for ± 5V Nominal Full Scale to within ± 50μV.

⁷Input Bandwidth specifications are for true integration without clipping.

Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



NOTE: SEE PAGE 8 FOR RECOMMENDED SOCKET.

ASSEMBLY INSTRUCTIONS

CAUTION: This module is not an embedded assembly and is not hermetically sealed. Do not subject to a solvent or water-wash process that would allow direct contact with free liquids or vapors. Entrapment of contaminants may occur, causing performance degradation and permanent damage. Install after any clean/wash process and then only spot clean by hand.

PIN DESCRIPTIONS

PIN	SIGNAL	DESCRIPTION
4	CONV CMD	External Convert Command
5	RESET	Reset Internal Microcomputer Following Power-Up
6	60Hz/50Hz	When Set Low, Integration Time is 1/25 sec When Set High, Integration Time is 1/30 sec
7	DO NOT CONNECT	Used Only for Factory Test
8	+ 5V	Digital Power Supply
9, 10	DIG GND	Digital Ground (Both Pins are Tied Together Internally)
11-18	DB0-DB7	Bidirectional Data Bus
19	A0	Address, Bit Zero
20	A1	Address, Bit One
21	RD	READ
22	WR	WRITE
23	CS	CHIP SELECT
24	BUSY	BUSY, Responding to a Bus Command
25	DATA RDY	DATA READY
48, 49	± 15V RTN & GND	Analog Power Ground and Case (Tied Together Internally)
58	ANA IN LO	Analog Input, Low
59	ANA IN HI	Analog Input, High
61	- 15V	Negative Analog Power Supply
62	SIGNAL RTN	Signal Return (Non-Current Carrying Ground)
63	+ 15V	Positive Analog Power Supply
64	USER REF OUT	Buffered Output of Reference at REF IN
65	REF IN	Reference Input, Normally Connected to REF OUT
66	REF OUT	Internal + 6.95V Reference Output, Unbuffered

ARCHITECTURAL OVERVIEW

The AD1175 is a complete, precision analog-to-digital converter. It consists of three major elements: a linearized, auto-zeroed integrator, a single-chip microcomputer, and a custom CMOS controller/bus interface chip. (See Figure 1 AD1175 Functional Block Diagram.)




Figure 1. AD1175 Functional Block Diagram

The conversion process is similar to the classic dual-slope technique, where the input signal is integrated during a whole number of line cycles (for line noise rejection) and then a digital measurement is made of the time required for a known reference voltage to drive the integrator output back to zero (i.e., to zero charge). Since the process begins with zero charge in the integrator, and also ends there, we can express this function as follows:

$$\text{CHARGE IN} = \text{CHARGE OUT}$$

$$\text{WHERE CHARGE} = \int_0^t i \, dt = \frac{1}{R} \int_0^t v \, dt$$

$$\text{OR} \dots \frac{1}{R_{\text{INT}}} \int_0^{T_{\text{SIG}}} V_{\text{SIG}} \, dt = \frac{1}{R_{\text{INT}}} \int_0^{T_{\text{REF}}} V_{\text{REF}} \, dt$$

$$\text{OR} \dots \int_0^{T_{\text{SIG}}} V_{\text{SIG}} \, dt = V_{\text{REF}} \times T_{\text{REF}} \quad (\text{SINCE } V_{\text{REF}} = \text{CONSTANT})$$

$$\text{OR} \dots \frac{\int_0^{T_{\text{SIG}}} V_{\text{SIG}} \, dt}{T_{\text{SIG}}} = \text{AVG. } [V_{\text{SIG}}] = \frac{V_{\text{REF}} \times T_{\text{REF}}}{T_{\text{SIG}}}$$

$$\text{HENCE} \dots \frac{\text{AVG. } [V_{\text{SIG}}]}{V_{\text{REF}}} = \frac{T_{\text{REF}}}{T_{\text{SIG}}} \quad \left\{ \begin{array}{l} \text{WHERE } T_{\text{REF}} \text{ IS MEASURED AND} \\ V_{\text{REF}} \text{ \& } T_{\text{SIG}} \text{ ARE CONSTANT} \end{array} \right.$$

Principle of Dual-Slope Conversion

Therefore, the ratio of the signal measured (its average value) to the reference voltage, is equal to the ratio of the *measured time* (to force the integrator back to zero charge) to the signal integration time (which is held constant).

The AD1175 repeats the above sequence ten times during the first 33-1/3 milliseconds of each conversion for a 60Hz integrate selection (40 milliseconds for a 50Hz integrate selection). The 10 individual readings together with the result of a final, slow (about 6ms) vernier reference integration are summed. The numeric result is then placed in the addressable output latches

and DATA is indicated as AVAILABLE. During the next ten milliseconds, the integrator is reset and AUTO-ZERO nulls out offset errors in preparation for the next conversion.

The device status is indicated by the addressable STATUS byte (busy, converting, data available, etc.). DATA READY and BUSY are also indicated by logic levels at Pins 25 and 24 respectively.

SIGNAL INPUT CONNECTIONS

The ANA IN HI and ANA IN LO pins comprise a true, high-impedance, high CMRR, differential input pair. ANA IN LO must be within $\pm 100\text{mV}$ of SIGNAL RTN (Pin 62). The ANA IN LO pin is used to remote sense the source low (ground) to minimize system ground current related errors. Both HI AND LO SIGNALS MUST HAVE A BIAS CURRENT PATH BACK TO SIGNAL RTN. Figure 2 details the proper connections.




Figure 2. AD1175 Bus Driven Interface

NOTES

- BOTH HIGH AND LOW SIGNALS MUST HAVE A BIAS CURRENT PATH BACK TO GROUND AT THE AD1175. "ANA IN LO" SHOULD REFERENCE TO GROUND (SIGNAL RTN) AT THE SIGNAL SOURCE, VIA A MINIMUM OF RESISTANCE.
- "DIG GND" AND "±15V RTN & GND" ARE STAR CONNECTED WITHIN THE CONVERTER, AND INTENDED TO BE SEPARATE OUTSIDE OF THE CONVERTER. HOWEVER, IF ±15V AND +5V POWER SHARE A SINGLE COMMON RETURN, THEN THAT COMMON MUST BE CONNECTED TO THE "±15V RTN & GND" PIN WHICH MUST BE CONNECTED VIA HEAVY COPPER TO THE "DIG GND" PIN. "SIGNAL RTN" (PIN 62) IS THE "NON-CURRENT CARRYING" GROUND, ONLY TO BE USED AS SHOWN AND AS GROUND REFERENCE FOR AN EXTERNALLY SUPPLIED REFERENCE SOURCE.

Printed circuit board layout should insure that both analog inputs (Pins 58 and 59) are guarded by copper which is tied to SIGNAL RTN (Pin 62) on the front and back of the board.

Note that an offset error of up to one LSB per 120Ω of source impedance can occur, due to input bias current, which may approach 20nA at elevated temperatures.

REFERENCE CONNECTIONS

A very stable $6.95\text{V} \pm 2\%$ internal reference is filtered and brought out to REF OUT (Pin 66) of the converter. This output should be tied to REF IN (Pin 65) to accomplish the specifications for initial absolute accuracy. REF OUT is a high impedance output and should not be loaded in any way other than by REF IN, and that which is used by the converter, is available at USER REF OUT (Pin 64).

When making ratiometric measurements, where the source excitation is derived from the converter reference, use the reference signal present at USER REF OUT (Pin 64). The load applied to Pin 64 should not exceed two milliamps. If an external reference source is to be used, it should be applied to REF IN (Pin 65).

POWER SUPPLIES AND GROUNDS

The power supply pins are all well bypassed internally to their respective common or ground pins. The converter is very tolerant of dc and low frequency noise (≤ 100 s of Hz) on any of the supplies, as evidenced in the power supply rejection specifications. High frequency noise (≥ 1 MHz) in excess of 10mV on the ± 15 V supplies could, however, degrade the converter's performance.

To avoid large, digital-rate, circulating ground currents, the system's analog supply common and that of the digital supply should be kept separate and then tied together at the converter by a heavy track (to supplement that which is internal to the converter) from ± 15 V RTN & GND (Pins 48 and 49) to DIG GND (Pins 9 & 10).

If the logic supply and analog supply share a single common, then that common should be brought to ± 15 V RTN & GND (Pins 48 and 49) and then from these pins a heavy track should be run to DIG GND (Pins 9 & 10).

RESET (Pin 5; Input)

After power-up and before access may be made to the converter, a reset of the internal microcomputer must be accomplished. The RESET (Pin 5) may be driven from an external source, such as may exist in most computer-based systems, or it may be connected to a simple RC circuit which will automatically generate a reset sequence upon power-up. See Figure 2 for the recommended circuit.

When driven from an external source, RESET must be held high for a minimum of 3 microseconds, but must not terminate before the +5V logic supply and the ± 15 V analog supply have been stable ($> +4.7$ V, and $\geq \pm 11$ V) for 300 microseconds.

60Hz/50Hz (Pin 6; Input)

Pin 6 of the module selects either 33-1/3 milliseconds or 40 milliseconds for the signal integration time. This input is internally pulled up to 5V via 10k Ω and may be left open for 60Hz normal-mode rejection. The pin should be connected to Digital Ground for operation in a 50Hz line frequency environment.

CONV CMD (Pin 4; Input)

A negative logic transition on this input causes a MODCON conversion to occur (see CALIBRATION section). A minimum hold time of 1.5 μ s is required at both the High and the Low states, to operate properly. The BUSY output (Pin 24) will not respond, and BUSY (bit 0) of the STATUS word will *not* be indicated, but all other bits of the STATUS word will be active. DATA RDY (Pin 25) will occur per Figure 8.

This input is provided to allow externally triggered conversions which will use the temporarily programmed gain and offset values (or the start-up defaults if no changes have been made).

DATA RDY (Pin 25; Output)

This signal will go to logic "1" when any conversion's new data has become stable in the output latches. It will remain high for the duration of the auto-zero phase (about 10 milliseconds) and go low at the end of that phase (at the end of BUSY).


BUSY (Pin 24; Output)

When a COMMAND byte is written to the microprocessor compatible port, this line is set low and remains low for the


duration of the converter's response to that command. It is the opposite state of the BUSY bit within the STATUS byte.

THE BUS INTERFACE

The AD1175's 8-bit microprocessor compatible interface consists of an 8-bit, latched, tri-stated, bi-directional port and its associated control lines: Chip Select (\overline{CS}), READ (\overline{RD}), WRITE (\overline{WR}) and two address bits (A1 and A0). Timing requirements for the bus interface are shown in Figure 3, and the operation of the interface is shown in Figure 4.



PARAMETER	DESCRIPTION	MIN	MAX	UNITS
t_{WR}	WR Pulse Width	100		ns
t_{CSWL}	Chip Select to WR Low	0		ns
t_{CHS}	Chip Select Hold Time	0		ns
t_{AS}	Address Setup Time	10		ns
t_{AH}	Address Hold Time	0		ns
t_{DS}	Data Setup Time	80		ns
t_{DH}	Data Hold Time	20		ns



PARAMETER	DESCRIPTION	MIN	MAX	UNITS
t_{RD}	RD Pulse Width	150		ns
t_{CSRL}	Chip Select to RD Low	0		ns
t_{CHS}	Chip Select Hold Time	0		ns
t_{AS}	Address Setup Time	10		ns
t_{AH}	Address Hold Time	0		ns
t_{DAV}	Data Valid Time		100	ns
t_{DH}	Data Hold Time		80	ns

Figure 3. Interface Timing Requirements

	\overline{CS}	\overline{RD}	\overline{WR}	A1	A0	FUNCTION
READ	L	L	H	H	H	High CONV Data Byte READ
	L	L	H	L	L	Mid CONV Data Byte READ
	L	L	H	L	H	Low CONV Data Byte READ
	L	L	H	L	L	STATUS READ
WRITE	L	H	L	H	H	Unused
	L	H	L	H	L	Unused
	L	H	L	L	H	PARAMETER WRITE
	L	H	L	L	L	COMMAND WRITE
	X	H	H	X	X	DEVICE NOT SELECTED
	H	X	X	X	X	

NOTE THAT X = DON'T CARE

Figure 4. Bus Control Functions

	MSB											BIT #											LSB											HEX
	23	22	21	20	19	18	17	16	15	14	13	5	4	3	2	1	0																	
POS. OVERLOAD	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	FF,FF,FF															
+ 1.25 × FULL SCALE	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	68,00,00															
+ FULL SCALE	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	60,00,00															
+ 1/2 SCALE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	50,00,00															
ZERO	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	40,00,00															
- 1/2 SCALE	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	30,00,00															
- FULL SCALE	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	20,00,00															
- 1.25 × FULL SCALE	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	18,00,00															
NEG. OVERLOAD	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	FF,FF,FF															

Figure 5. Data Format

OUTPUT DATA FORMAT

The result of a conversion is made available in three 8-bit bytes (addressed as shown in Figure 4). The numeric result is presented as an offset binary number, where the offset value is equal to 2e22 (40,00,00 Hex), i.e., zero volts input yields this numerical output. Therefore the nominal plus and minus full scale are 2e22 ± 2e21, or 60,00,00 Hex and 20,00,00 Hex respectively. For inputs greater than approximately 1.3 × nominal full scale, the converter will indicate an overload error (Bit 5 of the STATUS byte) and will also flag the occurrence by forcing all “1”s in the conversion result, i.e., FF,FF,FF Hex. Bit 23 (MSB) cannot be a “1” for any legitimate conversion result, so that bit is used to flag an overload. The data format is depicted in Figure 5.

COMMAND BYTE

The COMMAND BYTE allows eight different instructions to be given. Five of these will require that a parameter be loaded into the PARAMETER register prior to writing the command register. The commands are written at address 00 (ADDRESS lines A1 and A0, Pins 20 and 19 respectively) while a parameter is written to address 01. See Figure 4 for Bus Control Functions. Figure 8 details command timing requirements.

The commands are described below, preceded by an opcode name and the digital code (in hex). Figure 6 summarizes each command and its execution time.

DEFCON [00]

DEFault CONversion initiates a conversion, using the gain and offset values which are stored in the nonvolatile memory (power-up defaults).

MODCON [01]

MODified CONversion initiates a conversion using the gain and offset values which have been modified (since power-up) as in commands 02 through 07 below.

NEWOS [02]

NEW Offset subtracts the result of the last conversion from all subsequent MODCON conversions, i.e., *acquire a new system offset*. The maximum range of this offset is 65,536 codes (= ± 75mV). Attempts to acquire an offset outside of this range will be ignored and BIT 5 and BIT 6 (Overload and command byte ERRor) will be set in the STATUS byte.

INCROS [03]

INCRease OffSet alters the offset (in LSBs) used by MODCON in the *positive* direction by a number between zero and 255 (decimal), which has already been written to PARAMETER. This may be performed repeatedly until a maximum offset of

+ 75mV has been reached, as indicated by an Overload/BIT5 response in the STATUS byte.

DECROS [04]

DECRease OffSet alters the offset (in LSBs) used by MODCON in the *negative* direction by a number between zero and 255 (decimal), which has already been written to PARAMETER. This may be performed repeatedly until a maximum offset of - 75mV has been reached, as indicated by an Overload/BIT 5 response in the STATUS byte.

INCGAN [05]

INCRease GAIN by $N \times 0.01\%$, where N (a decimal number between 0 and 255) has already been written to PARAMETER. This may be performed repeatedly until a maximum gain (< 4.7V full scale) has been reached, as indicated by an Overload/BIT 5 response in the STATUS byte. Further INCGAN commands will have no other effect.

DECGAN [06]

DECRease GAIN by $N \times 0.01\%$, where N (a decimal number between 0 and 255) has already been written to PARAMETER. This may be performed repeatedly until a minimum gain (> 5.6V full scale) has been reached, as indicated by an Overload/BIT 5 response in the STATUS byte. Further DECGAN commands will have no other effect.

UPDATE [07]

Takes the current modified gain and offset values and writes them to nonvolatile memory as the new start-up defaults. To enable this function, decimal 165 (A5 in hex) must first be loaded into PARAMETER - failure to do so will result in an ERRor (BIT6) response in the STATUS byte.

Note: Codes other than 00 through 07 will do nothing, except cause an ERRor (BIT 6) response in the STATUS byte.

MNEMONIC	FUNCTIONAL DESCRIPTION	EXECUTION TIME (APPROXIMATE)
DEFCON	Initiate a Conversion Using the Power-Up Default Offset and Gain	50ms
MODCON	Initiate a Conversion Using the Modified Offset and Gain Values	50ms
NEWOS	Subtract System Offset (Last Conv. Result) from All MODCON Conversions	120µs
INCROS	Increase the Offset Used by MODCON Conversions	110µs
DECROS	Decrease the Offset Used by MODCON Conversions	110µs
INCGAN	Increase the Gain Used by MODCON Conversions	135µs
DECGAN	Decrease the Gain Used by MODCON Conversions	135µs
UPDATE	Write Most Recent Modified Offset & Gain Values to Nonvolatile Memory	48ms

Figure 6. Synopsis of Commands

THE STATUS BYTE

The STATUS byte contains eight bits of information about the current status of the AD1175. This byte may be examined by the host processor at any time. The individual bits in the status byte are assigned the following functions:

- BIT 0** The **BUSY** bit is always set when the **COMMAND BYTE** is written, and cleared when the initiated routine has terminated. **BUSY** is also indicated at **BUSY** (Pin 24) of the module.
- BIT 1** The **CONVERTING** bit is set when the converter is in the active process of converting and computation. It is initiated by writing **DEFCON** or **MODCON** to the **COMMAND-BYTE**, or by a negative transition at **CONV CMD** (Pin 4).
- BIT 2** The **Data Available** bit indicates that a new conversion is complete and the result is in the output latches. This bit sets to "1" at the conclusion of the converting process and remains "1" for the remainder of the minimum **AUTO-ZERO** time (about 10 milliseconds). It is reset to "0" at the end of **BUSY**.
- BIT 3** The **MODified** bit, when set to "1", means that modified gain and offset values are being used for the current conversion; i.e., a conversion initiated by **MODCON** or an external signal at **CONV CMD** (Pin 4).
- BIT 4** The **VALue** bit responds to **COMMANDS 02** through **07** by setting to "1" at the end of **BUSY** and remains until the next write to the **COMMAND** byte. This bit signals that a gain or offset value used by **MODCON** has been altered, or that the current **MODCON** gain and offset values have been loaded to nonvolatile memory as the new power-up defaults.
- BIT 5** The **Overload** bit will be set following any conversion where the integrator has been exposed to an overload voltage. Following commands **03** through **06**, it indicates that a parameter (gain or offset) has been incremented to its maximum or minimum possible value (note that further attempts to increment that parameter will not cause an overflow or underflow). Also, following **NEWOS (02)** command, this bit implies that an attempt was made, and ignored, to acquire an offset outside of the allowable range of $\pm 75\text{mV}$.
- BIT 6** The **ERRor** bit indicates one of the following: 1. A **COMMAND-BYTE** was written which was not within the allowable range of **00** to **07**. 2. An update (**07**) command was attempted without the **KEY** number (165 decimal) having first been written to **PARAMETER** at **ADDRESS 01**. 3. A **NEWOS (02)** command was attempted for a value outside the permissible range of $\pm 32,768$ codes ($>75\text{mV}$) from zero.
- BIT 7** The **WaRMUP** bit flags the three second time-out taken by the converter following **RESET**, to allow the reference and auto-zero circuits to settle. The converter will *not* convert during this time.

B7	B6	B5	B4	B3	B2	B1	B0
WRMUP	ERR	OL	VAL	MOD	DAV	CONV	BUSY

Figure 7. The Status Byte

CALIBRATION

The AD1175 is factory calibrated for plus and minus full scale ($2e21$) to be within $\pm 50\mu\text{V}$ of five volts, absolute. Since the converter will operate within specifications for inputs up to ten percent over nominal full scale, those inputs between $\pm 5.5\text{V}$ will be converted accurately. (See Figure 9 for typical linearity vs. input voltage.)

To correct for system offset voltage (particularly larger offset voltages – up to $\pm 75\text{mV}$) the **NEWOS (03)** command subtracts the result of the last conversion from all subsequent **MODCON** conversions. If source noise is a concern when making the offset adjustment, follow a single **NEWOS** command with multiple **MODCON** conversions, average the results and adjust offset incrementally using the **INCROS (03)** or **DECROS (04)** commands.

The **INCGAN 05** and **DECGAN 06** commands are the *coarse gain* increment and decrement controls respectively. The minimum gain attainable will require greater than 5.6V to achieve a full-scale output. At maximum gain, less than 4.7V will be required to yield a full-scale indication. The user accessible **GAIN ADJ** potentiometer is the vernier, or *fine gain* trim (10 turns, with a total adjustment range of about $\pm 0.006\%$ FS).

The modified offset and gain resulting from commands **02**, **03**, **04**, **05** and **06** are used only when conversions are initiated by **MODCON** (command **01**), or conversions triggered by a negative logic transition at the **CONV CMD** (Pin 4 of the converter). This pin requires a minimum hold time of $1.5\mu\text{s}$ at both the High and the Low states, in order to operate properly.


The **GAIN ADJ** potentiometer changes the overall gain for both positive and negative inputs. The **BAL ADJ** potentiometer changes the gain for positive inputs only and allows setting of plus and minus full-scale tracking to within $\pm 1\text{ppm}$.

To Calibrate the AD1175:


1. Attach a calibration source and set its output to zero volts.
2. Perform **MODCON** conversions and null out any observed offset (via external computation, or by executing one or more of the AD1175's offset controlling commands: **INCROS**, **DECROS** and **NEWOS**).
3. Set the **GAIN ADJ** potentiometer fully clockwise (10 turns, i.e., maximum gain).
4. Apply a negative full-scale calibration voltage (-4.7V to -5.6V).
5. Using the **INCGAN** or **DECGAN** command, coarse adjust the gain such that a subsequent **MODCON** conversion yields a result just larger than minus full scale. In other words, a subsequent **DECGAN** by **01** would just yield a result that is less than or equal to minus full scale.
6. Adjust the **GAIN ADJ** potentiometer to yield the precise value desired by turning counterclockwise and observing conversion results. When the correct gain is reached, rotate the potentiometer about 3 degrees in the opposite direction to remove the tension from its wiper.
7. Switch the polarity of the calibration source to positive.
8. Adjust the **BAL ADJ** potentiometer to yield the same gain as that achieved in Step 6 above.
9. Save the new offset value and coarse gain value, if you want them to become the power-up defaults, by performing **UPDATE** (Command **07**).

Note: See the **COMMAND BYTE** section for details of command operation.

A. COMMAND BYTE Initiated Conversion



B. COMMAND BYTE Initiated Change to Gain and/or Offset



*NOTE: COMMAND WRITE Always Causes Rewrite of the Entire STATUS Byte. For Example: If the Overload Bit (OL) is Set as the Result of a Conversion, It Will Remain Set in the STATUS Byte Until the Next COMMAND WRITE.

C. CONVERT COMMAND (Pin 4) Initiated Conversion




Figure 8. Command Timing Requirements




Figure 9. Typical Linearity Transfer Function

FACTORY TESTING

Each AD1175 converter is factory calibrated via test apparatus designed and constructed by Analog Devices. The heart of the test system is a digitally programmable voltage reference capable of sub-ppm accuracy and stability. Calibration of the test system is verified daily using the highest precision instruments commercially available, e.g., FLUKE* model 720A Kelvin Varley voltage divider (accurate to within $\pm 0.1\text{ppm}^1$) and model 732A dc secondary voltage standard (accurate to within $\pm 1.5\text{ppm}$ of the international volt¹).

IBM PC INTERFACE

Figure 10 is an example of an AD1175/IBM interface suitable for the IBM PC, XT or AT** personal computers. In this case, the AD1175 is interfaced in the I/O space; a DIP switch controls the specific location of the AD1175 within the available address space.




Figure 10. AD1175 to IBM PC/XT/AT Interface

*FLUKE is a registered trademark of John Fluke Manufacturing Company, Inc.

**IBM PC/XT/AT is a trademark of International Business Machines Corp.

¹Traceable to the NATIONAL BUREAU OF STANDARDS.

INTERFACING TO AN 8051 MICROCONTROLLER

Figure 11 shows how the AD1175 may be interfaced to an 8051 microcontroller using a technique commonly called "byte banging", where the control lines and data bus of a device are manipulated under firmware control. This "byte banging" technique can be adapted to most microprocessors and is useful in situations where a conventional bus structure is either nonexistent or unavailable for use.¹

The AD1175's data bus is connected to the 8051 using I/O lines P2.0 through P2.7. The address lines A0 and A1 are connected to I/O lines P1.0 and P1.1 respectively. The RD/ and WR/ lines are connected to P1.2 and P1.3. The CS/ line of the AD1175 is grounded when it is the only device connected to the 8051, but multiple AD1175s could easily be connected in the same way if each CS/ line were separately controlled.




Figure 11. Simple AD1175 to 8051 Interface

To initialize the interface, first write "1"s to the port pins connected to the data bus and the RD/ and WR/ control lines. This puts the 8051 I/O lines into a lightly "pulled up" state, simulating a tri-stated condition on the bus to insure that neither RD/ nor WR/ are selected:

```
INIT:  SETB  P1.2      ;DISABLE RD/
       SETB  P1.3      ;AND WR/
       ;
       MOV  P2, #OFFH  ;SET P2 TO ALL ONES
```

To write a command to the AD1175, first set the state of the P1.1 and P1.0 lines for the address corresponding to the byte to be written to (00 = COMMAND BYTE, 01 = PARAMETER). Set the P2 port to the command data, then strobe the WR/ line by first clearing the P1.3 line and then setting it:


```
WRCMD: CLR  P1.0      ;FIRST CLEAR A0 AND A1
        CLR  P1.1      ;TO POINT TO CMD BYTE
        ;
        MOV  P2, #00   ;00 IS THE OPCODE FOR
        ;              ;A DEFAULT MODE
        ;              ;CONVERSION
        ;
        CLR  P1.3      ;STROBE THE WR/ LINE
        SETB P1.3      ;ONE TIME
        ;
        MOV  P2, #OFFH ;SET DATA BUS TO
        ;              ;ALL ONES
```

To read a byte from the AD1175, first set the P1.0 and P1.1 lines to point to the address of the byte desired. Bring the RD/ line low, reading the contents of P2. Return the RD/ line high:

```
RDSTAT: CLR  P1.0      ;POINT TO STATUS BYTE
        CLR  P1.1      ;
        ;
        ;
        CLR  P1.2      ;BRING RD/ LINE LOW
        MOV  A,P2      ;READ CONTENTS OF BUS
        SETB P1.2      ;RESTORE RD/ LINE HIGH
```

¹Note that the 8051 microcontroller *does* contain a conventional bus structure; the "byte banging" interface shown here is presented as an example of an alternative technique.

SAMTEC Part Number SSQ-122-03-G-S (2 Each Required Per AD1175)
Available direct from the manufacturer or through distributors.



NOTE
0.025" (0.64) SQUARE SOCKET STRIP, 22-PIN POSITIONS
GOLD PLATED CONTACTS AND PINS, BODY IS MOLDED
DUPONT RYNITE PET POLYESTER.

FEATURES

Complete A/D System for DSP Includes:

- 4th Order Antialiasing Filter
- 12-Bit Sampling A/D Converter
- 32-Word FIFO Memory
- Fully Asynchronous High Speed, Digital Interface
- Sample Rate up to 125kHz


Entire System is Dynamically Characterized
15ns Data Access Time Allows "No Wait State"

Interface to: ADSP-2100 (A), TMS320C25
DSP56000, NEC μ PD77230

APPLICATIONS

- Sonar Signal Processing
- Vibration Analysis
- Ultrasound Imaging
- PC Data Acquisition
- High-Speed Modem
- Motion Control
- Speech Processing

AD1332 FUNCTIONAL BLOCK DIAGRAM



3

PRODUCT DESCRIPTION

The AD1332 is a complete, 12-bit A/D converter system optimized for use in high-speed digital signal processing (DSP) applications. The device consists of a fourth order antialiasing filter, a 12-bit sampling A/D, a fully asynchronous high-speed digital interface and a 32-word FIFO memory. The AD1332 is manufactured using highly reliable advanced hybrid circuit assembly techniques and is packaged in a 40-pin hermetic DIP.

The antialiasing filter is an active four-pole Butterworth. Cut-off frequencies (f_c) are user-selectable (capacitor programmable), and operation is specified for f_c up to 50kHz. The filter may be bypassed entirely if desired.

The 12-bit sampling A/D converter can convert $\pm 5V$ full-scale signals at sample rates up to 125kHz. The rate is programmable by means of a single external clock. The entire converter system is specified and tested for signal-to-noise ratio and total harmonic distortion.

The digital interface provides a true asynchronous link between the A/D and a high-speed microprocessor. Data transfer is controlled by generating an interrupt signal when data is available. Interrupts can be generated when the FIFO is full (32 words), half-full (16 words), or when a single word of data is ready (FIFO bypassed). In addition, the AD1332 can generate an interrupt signal when the A/D conversion results are overrange.

The AD1332 provides a completely specified and tested system that bridges the interface and specification gap between A/D converters and high-speed DSP.

SPECIFICATIONS

($T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{DD} = +5\text{V}$,
all voltages measured with respect to digital common, unless otherwise indicated)

	AD1332			Units		AD1332			Units
	Min	Typ	Max			Min	Typ	Max	
FILTER (C1-C4 = 500pF $\pm 1\%$)									
Input Impedance	8	10		k Ω	DIGITAL INPUTS³				
Voltage Range	± 10			V	RD, WR, CS, RST, AO, D0-D11, TIMING ENB				
Output Voltage Range $R_1 \geq 4\text{k}$	± 10			V	Input Voltage, Logic Low	+2.0		+0.8	V
Corner Frequency, Accuracy		± 2		%	Input Voltage, Logic High				V
Drift		± 0.01		%/ $^\circ\text{C}$	Input Current			± 200	μA
Gain @ dc	-0.05		+0.05	dB	SAMPLE IN, CLK IN				
$0.8f_c$	-1		+1	dB	Input Voltage, Logic Low	+3.5		+1.5	V
f_c		-3	-2	dB	Input Voltage, Logic High				V
$4f_c$		-48	-45	dB	Input Current			± 10	μA
$10f_c$		-80	-76	dB	Input Capacitance		4		pF
Settling Time to 0.01%, 10V Step		100	125	μs	RST LOW Pulse Width	5			ns
Offset		± 2	± 5	mV	DIGITAL OUTPUTS³				
Drift		20	100	$\mu\text{V}/^\circ\text{C}$	D0-D11, SAMPLE OUT				
Noise		75		$\mu\text{V rms}$	Output Voltage, Logic Low, $I_{OL} = 4\text{mA}$			+0.4	V
SAMPLING A/D¹					Output Voltage, Logic High	+2.4			V
Input Impedance	4	5		k Ω	D0-D11, $I_{OH} = -4\text{mA}$	+4.0			μA
Voltage Range		-5 to +5			SAMPLE OUT, $I_{OH} = -0.4\text{mA}$			± 10	μA
Output Coding		Offset Binary			High Impedance Leakage Current				μA
CLK IN Frequency	1.0		2.5	MHz	IRQ, TIMING ENB				μA
High Time	200			ns	Output Voltage, Logic Low $I_{OL} = 4\text{mA}$	V		± 10	μA
Low Time	200			ns	Off-State Leakage			± 10	μA
Sampling Rate (f_s)			125	kHz	Output Capacitance		4		pF
S/H					IRQ LOW to D0-D11 Valid ⁴			0	ns
Acquisition Time			2.8	μs	POWER REQUIREMENTS				
Droop Rate			1.0	mV/ns	Operating Range				
Over Temperature			Doubles Every 10°C		$\pm V_S$	± 11.4		± 16.5	V
Aperture Delay Time			35	ns	V_{DD}	+4.75		+5.25	V
Static Characteristics					$-V_S$ Supply Current	50		71	mA
Integral Nonlinearity			$\pm 1/2$	LSB	$-V_S$ Supply Current	47		63	mA
Over Temperature			± 1	LSB	+ V_S Supply Current	2		5	mA
Resolution for No Missing Codes	12			Bits	Consumption				W
Over Temperature	12			Bits	$\pm V_S = \pm 12\text{V}$	1.2		1.4	W
- Full-Scale Error		± 1	± 2	LSB	$\pm V_S = \pm 15\text{V}$	1.5		1.75	W
Over Temperature		± 2	± 5	LSB	TEMPERATURE RANGE				
+ Full-Scale Error		± 1	± 2	LSB	Operating and Specified	-40		+85	$^\circ\text{C}$
Over Temperature		± 2	± 5	LSB	Storage	-65		+150	$^\circ\text{C}$
PSRR, $\pm V_S$		$\pm 1/2$		LSB/V					
Dynamic Characteristics ^{2,3}									
With Filter ($f_c = 50\text{kHz}$)									
Signal-to-Noise Ratio, $f_{IN} = 38.7\text{kHz}$	70	72		dB					
Total Harmonic Distortion, $f_{IN} = 38.7\text{kHz}$			-76	-70					
Intermodulation Distortion, $f_{IN1} = 32.8\text{kHz}$ & $f_{IN2} = 34.3\text{kHz}$			-76	-70					
Without Filter									
Signal-to-Noise Ratio, $f_{IN} = 60.9\text{kHz}$	70	72		dB					
Total Harmonic Distortion, $f_{IN} = 60.9\text{kHz}$			-74	-68					
Intermodulation Distortion, $f_{IN1} = 58.7\text{kHz}$ & $f_{IN2} = 60.9\text{kHz}$			-74	-68					
Reference Voltage	-5.05			-4.95					
Output Current	2	5		mA					
Drift		± 5	± 25	ppm/ $^\circ\text{C}$					

PRELIMINARY
TECHNICAL
DATA

NOTES

¹ $f_{CLK} = 2.5\text{MHz}$, SAMPLE IN connected to SAMPLE OUT, Timing ENB = Low.

²THD of harmonics 2-7 of the fundamental.

SNR of fundamental less harmonics 2-7.

³Guaranteed over operating temperature and power supply voltage range tested at $+25^\circ\text{C}$ only.

⁴RD, CS, AO = "Low"; WR, RST = "High".

Specifications subject to change without notice.

Specifications in boldface are tested on all production units.
All other specifications are guaranteed but not tested.

CAUTION:

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



SWITCHING CHARACTERISTICS

(over operating temperature and power supply voltage range,
with $C_{OUT} = 0$ to 100pF except where noted)

Parameter	Description	Conditions	Min	Max	Units
READ CYCLE					
t_{RC}	Read Cycle Time	$C_{OUT} = 30\text{pF}$ $C_{OUT} = 100\text{pF}$	25 35		ns ns
t_A	Data Access Time	$C_{OUT} = 30\text{pF}$ $C_{OUT} = 100\text{pF}$		15 25	ns ns
t_{LZ}	Output Low Z Time ¹		3		ns
t_{HZ}	Output High Z Time ¹	$C_{OUT} = 30\text{pF}$ $C_{OUT} = 100\text{pF}$		15 25	ns ns
t_{OH}	Output Hold Time		2		ns
t_{AORD}	A0 Valid to \overline{RD} LOW		3		ns
t_{RDAO}	\overline{RD} HIGH to A0 Invalid		3		ns
t_{AOCs}	A0 Valid to \overline{CS} LOW		3		ns
t_{CSAO}	\overline{CS} HIGH to A0 Invalid		3		ns
WRITE CYCLE					
t_{WC}	Write Cycle Time		15		ns
t_{WP}	Write Pulse Width		5		ns
t_{SU}	Data Setup Time		2		ns
t_{IH}	Input Hold Time		3		ns
t_{AOWR}	A0 Valid to \overline{WR} LOW		3		ns
t_{WRAO}	\overline{WR} HIGH to A0 Invalid		3		ns
t_{AOCs}	A0 Valid to \overline{CS} LOW		3		ns
t_{CSAO}	\overline{CS} HIGH to A0 Invalid		3		ns

NOTE

¹Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with output load.

Specifications subject to change without notice.

Specifications in boldface are guaranteed but tested on a sample basis only.

All other specifications are guaranteed but not tested.

ABSOLUTE MAXIMUM RATINGS

$+V_S$ to APWR/ASIG GND	+17V
$-V_S$ to APWR/ASIG GND	-17V
V_{DD} to DGND	+7V
APWR/ASIG GND to DGND	-0.3V to +0.3V
Analog Input to APWR/ASIG GND	
S/H IN or FILTER IN	-17V to +17V
Clvg-C4vg	$-V_S$ to $+V_S$
Digital Input to APWR GND	
SAMPLE IN, CLK IN	-0.3V to +7V
Digital Input to DGND	
D0-D11, \overline{RD} , \overline{WR} , \overline{CS} , AO, \overline{RST} , PTC \overline{ENB}	-0.3V to $V_{DD} + 0.3V$
Output Short Circuit Duration	
FILTER OUT, REF OUT or C1wv-C4wv	Indefinite
Digital Output	1 Output for 1sec
Lead Temperature Range,	
Soldering for 10sec	+300°C

ORDERING GUIDE

Model	Temperature Range	Package Option*
AD1332	-40°C to +85°C	D-40

*See Section 13 for package outline information.

PIN CONFIGURATION

C2 _{wv}	○ 1	40 ○	C3 _{wv}
C2 _{vg}	○ 2	39 ○	C3 _{vg}
C1 _{vg}	○ 3	38 ○	C4 _{vg}
C1 _{wv}	○ 4	37 ○	C4 _{wv}
FILTER IN	○ 5	36 ○	FILTER OUT
+V _S	○ 6	35 ○	S/H IN
REF OUT	○ 7	34 ○	-V _S
ASIG GND	○ 8	AD1332 33 ○	SAMPLE IN
APWR GND	○ 9	TOP VIEW (Not to Scale) 32 ○	SAMPLE OUT
PTC $\overline{\text{ENB}}$	○ 10	31 ○	CLK IN
$\overline{\text{IRQ}}$	○ 11	30 ○	RST
$\overline{\text{CS}}$	○ 12	29 ○	$\overline{\text{WR}}$
A0	○ 13	28 ○	$\overline{\text{RD}}$
(MSB) D11	○ 14	27 ○	D0 (LSB)
D10	○ 15	26 ○	D1
D9	○ 16	25 ○	D2
D8	○ 17	24 ○	D3
D7	○ 18	23 ○	D4
D6	○ 19	22 ○	D5
DGND	○ 20	21 ○	V _{DD}


PIN DESCRIPTIONS

PIN	MNEMONIC	FUNCTION
3, 4	C1vg, C1wg	Pins where 4 equal value capacitors can be added to set filter corner. Frequency f_c according to: $f_c = 25\text{kHz} \div C, C \text{ in nF}$
2, 1	C2vg, C2wv	
39, 40	C3vg, C3wv	
38, 37	C4vg, C4wv	
5	FILTER IN	Filter input.
36	FILTER OUT	Filter output.
35	S/H IN	Sample and hold analog input.
8	ASIG GND	Analog signal ground.
7	REF OUT	-5V reference output.
6, 34	+V _S , -V _S	Analog power supplies.
9	APWR GND	Analog power ground.
31	CLK IN	External clock input to the A/D converter and the periodic timing circuit.
32	SAMPLE OUT	Periodic timing circuit output. Connection to SAMPLE IN sets sample rate at $f_{\text{CLK}} \div 20$.
33	SAMPLE IN	S/H and A/D converter control input.
10	PTC $\overline{\text{ENB}}$	Input and (open-drain) output used to enable periodic timing externally or through μP interface.
11	$\overline{\text{IRQ}}$	Open drain interrupt request. User programmable to become active on any of the following conditions: One A/D conversion result available; FIFO half full or full; A/D conversion results overrange
12	$\overline{\text{CS}}$	Chip select input.
13	A0	Address bit zero. Selects data path from FIFO/latch (low) or from/to Status/Control register (high).
27-22	D0-D5	Bidirectional 3-state data lines. D11 is A/D converter MSB.
19-14	D6-D11	When D0-D11 are outputs, D7 is Status/Control register MSB.
28	$\overline{\text{RD}}$	Read control input (D0-D11).
29	$\overline{\text{WR}}$	Write control input (D0-D7).
30	$\overline{\text{RST}}$	Reset. In reset state, FIFO is transparent & overrange detector is disabled.
20, 21	DGND, V _{DD}	Digital power supply.

FEATURES

Complete 16-Bit Converter With Reference and Clock
 $\pm 0.003\%$ Maximum Nonlinearity
No Missing Codes to 14 Bits Over Temperature
Fast Conversion – $14\mu\text{s}$ (14 Bit)
Short Cycle Capability
Parallel and Serial Outputs
Low Power: 645mW Typical
Industry Standard Pin Out

AD1376 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD1376 is a high resolution 16-bit hybrid IC analog-to-digital converter including reference, clock, and laser-trimmed thin-film components. The package is a compact 32-pin, pin-stake DIP. The thin-film scaling resistors allow analog input ranges of $\pm 2.5\text{V}$, $\pm 5\text{V}$, $\pm 10\text{V}$, 0 to $+5\text{V}$, 0 to $+10\text{V}$, and 0 to $+20\text{V}$.

Important performance characteristics of the devices are maximum linearity error of $\pm 0.003\%$ of FSR, and maximum 14-bit conversion time of $15\mu\text{s}$. This performance is due to innovative design and the use of proprietary monolithic D/A converter chips. Laser-trimmed thin-film resistors provide the linearity and wide temperature range for no missing codes.

The AD1376 provides data in parallel and serial form with corresponding clock and status outputs. All digital inputs and outputs are TTL compatible.

APPLICATIONS

The AD1376 is excellent for use in applications requiring 14-bit accuracy over extended temperature ranges. Typical applications include medical and analytic instrumentation, precision measurement for industrial robots, automatic test equipment (ATE), multichannel data acquisition systems, servo control systems and anywhere that excellent stability and wide dynamic range in the smallest space is required.

PRODUCT HIGHLIGHTS

1. The AD1376 provides 16-bit resolution with maximum linearity error less than $\pm 0.003\%$ ($\pm 0.006\%$ for J grade) at 25°C .
2. Conversion time is $14\mu\text{s}$ typical to 14 bits with short cycle capability, and $16\mu\text{s}$ to 16 bits.
3. Two binary codes are available on the AD1376 output. They are complementary straight binary (CSB) for unipolar input voltage ranges and complementary offset binary (COB) for bipolar input ranges. Complementary twos complement (CTC) coding may be obtained by inverting Pin 1 (MSB).
4. The proprietary chips used in this hybrid design provide excellent stability over temperature and lower chip count for improved reliability.
5. The AD1376 includes an internal reference and clock, with external clock adjust pin, and a serial output.

SPECIFICATIONS (typical at $T_A = +25^\circ\text{C}$, $V_S = \pm 15, +5$ volts unless otherwise noted)

Model	AD1376JV	AD1376KV	Units
RESOLUTION	16 (max)	*	Bits
ANALOG INPUTS			
Voltage Ranges			
Bipolar	$\pm 2.5, \pm 5, \pm 10$	*	Volts
Unipolar	0 to +5, 0 to +10, 0 to +20	*	Volts
Impedance (Direct Input)			
0 to +5V, $\pm 2.5\text{V}$	1.88	*	k Ω
0 to +10V, $\pm 5.0\text{V}$	3.75	*	k Ω
0 to +20V, $\pm 10\text{V}$	7.50	*	k Ω
DIGITAL INPUTS ¹			
Convert Command	Positive Pulse 50ns Wide (min) Trailing Edge Initiates Conversion		
Logic Loading	1	*	LS TTL Load
TRANSFER CHARACTERISTICS ²			
ACCURACY			
Gain Error	$\pm 0.05^3$ (± 0.2 max)	*	%
Offset Error			
Unipolar	$\pm 0.05^3$ (± 0.1 max)	*	% of FSR ⁴
Bipolar	$\pm 0.05^3$ (± 0.2 max)	*	% of FSR
Linearity Error (max)	± 0.006	± 0.003	% of FSR
Inherent Quantization Error	$\pm 1/2$	*	LSB
Differential Linearity Error	± 0.003	*	% of FSR
POWER SUPPLY SENSITIVITY			
$\pm 15\text{V dc}$ ($\pm 0.75\text{V}$)	0.0015	*	% of FSR/% ΔV_S
$+5\text{V dc}$ ($\pm 0.25\text{V}$)	0.001	*	% of FSR/% ΔV_S
CONVERSION TIME ⁶			
12 Bits	11.5 (13 max)	*	μs
14 Bits	13.5 (15 max)	*	μs
16 Bits	15.5 (17 max)	*	μs
WARM-UP TIME	1 minute	*	Minutes
DRIFT ⁵			
Gain	± 15 (max)	± 5 (± 15 max)	ppm/ $^\circ\text{C}$
Offset			
Unipolar	± 2 (± 4 max)	± 2 (± 4 max)	ppm of FSR/ $^\circ\text{C}$
Bipolar	± 10 (max)	± 3 (± 10 max)	ppm of FSR/ $^\circ\text{C}$
Linearity	± 2 (3 max)	± 0.3 (2 max)	ppm of FSR/ $^\circ\text{C}$
Guaranteed No Missing Code			
Temperature Range	0 to 70 (13 bits)	0 to 70 (14 bits)	$^\circ\text{C}$
DIGITAL OUTPUT ¹			
(All Codes Complementary)			
Parallel			
Output Codes ⁷			
Unipolar	CSB	*	
Bipolar	COB, CTC ⁸	*	
Output Drive	5	*	LSTTL Loads
Status		Logic "1" During Conversion	
Status Output Drive	5 (max)	*	LSTTL Loads
Internal Clock ⁹			
Clock Output Drive	5 (max)	*	LSTTL Loads
Frequency	1040	*	kHz
POWER SUPPLY REQUIREMENTS			
Power Consumption	645 (850 max)	*	mW
Rated Voltage, Analog	$\pm 15 \pm 0.5$ (max)	*	V dc
Rated Voltage, Digital	$+5 \pm 0.25$ (max)	*	V dc
Supply Drain +15V dc	+16	*	mA
Supply Drain -15V dc	-21	*	mA
Supply Drain +5V dc	+18	*	mA
TEMPERATURE RANGE			
Specification	0 to +70	*	$^\circ\text{C}$
Operating	-25 to +85	*	$^\circ\text{C}$
Storage	-55 to +125	*	$^\circ\text{C}$

NOTES

¹Logic "0" = 0.8V, max. Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = +0.4V max. Logic "1" = 2.4V min.

²Tested on $\pm 10\text{V}$ and 0 to +10V ranges.

³Adjustable to zero.

⁴Full Scale Range.

⁵Guaranteed but not 100% production tested.

⁶Conversion time may be shortened with "Short Cycle" set for lower resolution.

⁷CSB - Complementary Straight Binary. COB - Complementary Offset Binary. CTC - Complementary Twos Complement.

⁸CTC coding obtained by inverting MSB (Pin 1).

⁹With Pin 23, clock rate controls tied to digital ground.

*Specifications same as AD1376JV.

Specifications subject to change without notice.




Figure 1. Linearity Error vs. Temperature




Figure 2. AD1376 Nonlinearity vs. Conversion Time




Figure 3. AD1376 Gain Drift Error vs. Temperature

ORDERING GUIDE

Model	Max Linearity Error	Temperature Range	Package Option*
AD1376JV	0.006% FSR	0 to +70°C	DH-32E
AD1376KV	0.003% FSR	0 to +70°C	DH-32E
AC1H72	Two 16-pin strip sockets		

*See Section 13 for package outline information.

THEORY OF OPERATION

The analog continuum is partitioned into 2^{16} discrete ranges for 16-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2\text{LSB}$, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of monolithic DACs that include the scaling network. The initial gain and offset errors are specified at $\pm 0.2\%$ FSR for gain and $\pm 0.1\%$ FSR for offset. These errors may be trimmed to zero by the use of external trim circuits as shown in Figures 5 and 6. Linearity error is defined for unipolar ranges as the deviation from a true straight line transfer characteristic from a zero voltage analog input, which calls for a zero digital output, to a point which is defined as a full scale. The linearity error is based on the DAC resistor ratios. It is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 4).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD1376 is specified as having no missing codes over temperature ranges as specified on the data page.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right on the diagram over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero for unipolar ranges or minus full scale point for bipolar ranges. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$\text{RSS} = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

ϵ_G = Gain Drift Error (ppm/°C)

ϵ_O = Offset Drift Error (ppm of FSR/°C)

ϵ_L = Linearity Error (ppm of FSR/°C)




Figure 4. Transfer Characteristics for an Ideal Bipolar A/D

DESCRIPTION OF OPERATION

On receipt of a CONVERT START command, the AD1376 converts the voltage at its analog input into an equivalent 16-bit binary number. This conversion is accomplished as follows: the 16-bit successive-approximation register (SAR) has its 16-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

GAIN ADJUSTMENT

The gain adjust circuit consists of a 100ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 300k Ω resistor to the gain adjust Pin 29 as shown in Figure 5.

If no external trim adjustment is desired, Pin 27 (offset adj) and Pin 29 (gain adj) may be left open.




Figure 5. Gain Adjustment Circuit ($\pm 0.2\%$ FSR)

OFFSET ADJUSTMENT

The zero adjust circuit consists of a 100ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 1.8M Ω resistor to Comparator Input Pin 27 for all ranges. As shown in Figure 6, the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200\text{ppm}/^\circ\text{C}$ tempco contributes a worst-case offset tempco of $32\text{LSB}_{14} \times 61\text{ppm}/\text{LSB}_{14} \times 1200\text{ppm}/^\circ\text{C} = 2.3\text{ppm}/^\circ\text{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 16\text{LSB}_{14}$, use of a carbon composition offset summing resistor typically contributes no more than 1ppm/°C of FSR offset tempco.




Figure 6. Offset Adjustment Circuit ($\pm 0.3\%$ FSR)

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $<100\text{ppm}/^\circ\text{C}$) are used, is shown in Figure 7.





Figure 7. Low Tempco Zero Adjustment Circuit

In either adjust circuit, the fixed resistor connected to Pin 27 should be located close to this pin to keep the pin connection runs short. Comparator Input Pin 27 is quite sensitive to external noise pick-up and should be guarded by analog common.

TIMING

The timing diagram is shown in Figure 8. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 17 cycles. All the SAR parallel bits, STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t_0 , B_1 is reset and $B_2 - B_{16}$ are set unconditionally. At t_1 the Bit 1 decision is made (keep) and Bit 2 is reset unconditionally. This sequence continues until the Bit 16 (LSB) decision (keep) is made at t_{16} . The STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the low Logic "0" state. Note that the clock remains low until the next conversion.

Corresponding parallel data bits become valid on the same positive-going clock edge.



- NOTES:
1. THE CONVERT START PULSE WIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
 2. 15 μ s FOR 14 BITS AND 14 μ s FOR 13 BITS (MAX).
 3. MSB DECISION.
 4. CLOCK REMAINS LOW AFTER LAST BIT DECISION.

Figure 8. Timing Diagram (Binary Code 0110011101111010)

DIGITAL OUTPUT DATA

Both parallel and serial data from TTL storage registers is in negative true form (Logic "1" = 0V and Logic "0" = 2.4V). Parallel data output coding is complementary binary for unipolar ranges and complementary offset binary for bipolar ranges. Parallel data becomes valid at least 20ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag (see Figure 9).

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 120ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on the negative-going clock edges as shown in Figure 10. There are 17 negative-going clock




Figure 9. LSB Valid to Status Low




Figure 10. Clock High to Serial Out Valid

edges in the complete 16-bit conversion cycle. The first negative edge shifts an invalid bit into the register, which is shifted out on the last negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

Short Cycle Input: A Short Cycle Input, Pin 32, permits the timing cycle shown in Figure 8 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 16-bit resolution. When 10-bit resolution is desired, Pin 32 is connected to Bit 11 output Pin 11. The conversion cycle then terminates and the STATUS flag resets after the Bit 10 decision (timing diagram of Figure 8). Short cycle connections and associated 8-, 10-, 12-, 13-, 14-, and 15-bit conversion times are summarized in Table I, for a 933kHz clock.

Resolution Bits	(%FSR)	Maximum Conversion Time (μ s)	Status Flag Reset	Connect Short Cycle Pin 32 to Pin:
16	0.0015	17.1	t_{16}	N/C (Open)
15	0.003	16.1	t_{15}	16
14	0.006	15.0	t_{14}	15
13	0.012	13.9	t_{13}	14
12	0.024	12.9	t_{12}	13
10	0.100	10.7	t_{10}	11
8	0.390	8.6	t_8	9

Table I. Short Cycle Connections

INPUT SCALING

The AD1376 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 11 for circuit details.




Figure 11. AD1376 Input Scaling Circuit

Input Signal Line	Output Code	Connect Pin 26 to Pin	Connect Pin 24 to	Connect Input Signal to
± 10V	COB	27	Input Signal	24
± 5V	COB	27	Open	25
± 2.5V	COB	27	Pin 27	25
0V to +5V	CSB	22	Pin 27	25
0V to +10V	CSB	22	Open	25
0V to +20V	CSB	22	Input Signal	24

Note: Pin 27 is extremely sensitive to noise and should be guarded by analog common.

Table II. AD1376 Input Scaling Connections

Code Under Test			Low Side Transition Values				
MSB	LSB	Range	± 10V	± 5V	± 2.5V	0 to +10V	0 to +5V
000 . . . 000*		+ Full Scale	+ 10V - 3/2LSB	+ 5V - 3/2LSB	+ 2.5V - 3/2LSB	+ 10V - 3/2LSB	+ 5V - 3/2LSB
011 . . . 111		Mid Scale	0-1/2LSB	0-1/2LSB	0-1/2LSB	+ 5V-1/2LSB	+ 2.5V-1/2LSB
111 . . . 110		- Full Scale	- 10V + 1/2LSB	- 5V + 1/2LSB	- 2.5V + 1/2LSB	0V + 1/2LSB	0V + 1/2LSB

*Voltages given are the nominal value for transition to the code specified.

Note: For LSB value for range and resolution used, see Table IV.

Table III. Transition Values vs. Calibration Codes

Analog Input Voltage Range		± 10V	± 5V	± 2.5V	0V to +10V	0V to +5V
Code Designation		COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***	CSB***
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$
	n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
	n = 13	2.44mV	1.22mV	0.61mV	1.22mV	0.61mV
	n = 14	1.22mV	0.61mV	0.31mV	0.61mV	0.31mV
	n = 15	0.61mV	0.31mV	0.15mV	0.31mV	0.15mV

NOTES

*COB = Complementary Offset Binary.

**CTC = Complementary Twos Complement—achieved by using an inverter to complement the most significant bit to produce (MSB).

***CSB = Complementary Straight Binary.

Table IV. Input Voltage Range and LSB Values

CALIBRATION (14-Bit Resolution Examples)

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 5 and 6, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to +1LSB₁₄ = 0.00061V. Adjust Zero for digital output = 1111111111110. Zero is now calibrated. Set analog input to +FSR - 2LSB = +9.99878V. Adjust Gain for 0000000000001 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.00000V; digital output code should be 0111111111111.

-10V to +10V Range: Set analog input to $-9.99878V$; adjust zero for 111111111110 digital output (complementary offset binary) code. Set analog input to $9.99756V$; adjust Gain for 000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to $0.00000V$; digital output (complementary offset binary) code should be 011111111111.




Figure 12. Analog and Power Connections for Unipolar 0 to +10V Input Range




Figure 13. Analog and Power Connections for Bipolar +10V to -10V Input Range

Other Ranges: Representative digital coding for 0 to +10V and -10V to +10V ranges is given above. Coding relationships and calibration points for 0 to +5V, -2.5V to +2.5V and -5V to +5V ranges can be found by halving proportionally the corresponding code equivalents listed for the 0 to +10V and -10V to +10V ranges, respectively, as indicated in Table III.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/2LSB$ using the static adjustment procedure described above. By summing a small sine or triangular wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in *Analog-Digital Conversion Handbook*, edited by D. H. Sheingold, Prentice-Hall, Inc., 1986.




Figure 14. Clock Rate Control Circuit




Figure 15. Conversion Time vs. Control Voltage

GROUNDING, DECOUPLING AND LAYOUT CONSIDERATIONS

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return) and Analog Signal Ground. These grounds (Pins 19 and 22) must be tied together at one point for the AD1376 as close as possible to the converter. Ideally, a single solid analog ground plane under the converter would be desirable. Current flows through the wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system analog ground point and the ground pins of the AD1376. Separate wide conductor stripe ground returns should be provided for high resolution converters to minimize noise and IR losses from the current flow in the path from the converter to the system ground point. In this way AD1376 supply currents and other digital logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD1376 supply terminals should be capacitively decoupled as close to the AD1376 as possible. A large value capacitor such as $1\mu F$ in parallel with a $0.1\mu F$ capacitor is usually sufficient. Analog supplies are to be bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.

The metal cover is internally grounded with respect to the power supplies, grounds and electrical signals. Do not externally ground the cover.

CLOCK RATE CONTROL

The AD1376 may be operated at faster conversion times by connecting the Clock Rate Control (Pin 23) to an external multitrans trim potentiometer (TCR $< 100ppm/^{\circ}C$) as shown in Figures 14 & 15. The integral linearity and differential linearity errors will vary with speed as shown in Figure 2.

T/H REQUIREMENTS FOR HIGH RESOLUTION APPLICATIONS

The AD389 is a companion T/H designed for use with the AD1376 family. The characteristics required for high resolution track-and-hold amplifiers are low feedthrough, low pedestal shifts with changes of input signal or temperature, high linearity, low temperature coefficients, and minimal droop rate.

The aperture jitter is a result of noise within the switching network which modulates the phase of the hold command and is manifested in the variations in the value of the analog input that has been held. The aperture error which results from this jitter is directly related to the dV/dt of the analog input.

The T/H amplifier slew rate determines the maximum frequency tracking rate and part of the settling time when sampling pulses and square waves. The feedthrough from input to output while in the hold mode should be less than 1LSB. The amplitude of 1LSB of the companion A/D converter for a given input range will vary from $610\mu V$ for a 14-bit A/D using a 0 to 10V input range to $4.88mV$ for a 12-bit A/D using a $\pm 10V$ input range. The hold mode droop rate should produce less than 1LSB of droop in the output during the conversion time of the A/D converter. For $610\mu V/LSB$, as noted in the example above, for a 15 μs 14-bit A/D converter, the maximum droop rate will be $610\mu V/15\mu s$ or $40.7\mu V/\mu s$ during the $15\mu s$ conversion period.

Minimal thermal tail effects are another requirement of high resolution applications. The self-heating errors induced by the changing current levels in the output stages of T/H amps may cause more than 1LSB of error due to thermal tail effects.

The linearity error should be less than 1LSB over the transfer function, as set by the resolution of the A/D converter. The T/H acquisition time, T/H settling time along, with the conversion time of the A/D converter determines the highest sampling rate. This in turn will determine the highest input signal frequency that can be sampled at twice a cycle.

The maximum input frequency is constrained by the Nyquist sampling theorem to be half of the maximum throughput rate. Input frequencies higher than half the maximum throughput rate result in "under sampling" or aliasing errors of the input signal. In the following table the maximum input frequency is reported as half of the throughput rate, with an ideal brickwall low pass filter placed in the signal path prior to the AD389 and A/D converter to eliminate aliasing.

The pedestal shift due to input signal changes should either be linear, to be seen as a gain error, or negligible as with the feedthrough spec. The temperature coefficients for drift should be low enough such that full accuracy is maintained over some minimum temperature range. The droop rate and pedestal will shift more above $+70^{\circ}C$ ($+158^{\circ}F$). For commercial and industrial users, these shifts will only appear above the highest temperatures their equipment will ever expect to experience. Most precision instrumentation is installed only in human inhabitable work spaces or in controlled enclosures if the area has a hostile environment. Thus, the AD1376 used with a companion AD389 T/H offers high accuracy sampling in high precision applications.

Spec	14 Bit	AD389KD	Units
Aperture Jitter (max)	2.4	0.4	ns
Slew Rate (max w/20V pk-pk signal)	1.26	1.26	V/ μs
Feedthrough (1LSB max)	-84.3	-86	dB
Droop Rate (1LSB max in 15 μs)	40.7	0.1	$\mu V/\mu s$
Droop Rate (1LSB max in 50 μs)	12.2	0.1	$\mu V/\mu s$
Acquisition Time (to $\pm 1LSB$ max) for 20kHz Signal w/15 μs ADC	10	3-5	μs
Pedestal Shift (max) with Input Signal	-84.3	-86	dB
Gain Temperature Coefficient (max) for $\pm 10^{\circ}C$ Ambient Operation	6.1	2.0	ppm/ $^{\circ}C$
Thermal Tail (max) within 50 μs after Hold	1.2	0.1	mV
Linearity Error (max) 1LSB	± 0.0061	0.003	% FSR

Table V. T/H Amplifier Requirements vs. AD389 Specs

AD389 in Combination With an	Throughput Rate	Input Frequency Range	Acquisition Time & T/H Settling Time & A/D Conversion Time
AD1376JV (13 Bit)	48.8kHz	dc to 24.4kHz	20.5 μs
AD1376KV (14 Bit)	52.6kHz	dc to 26.3kHz	23.0 μs

Table VI. T/H & ADC Combinations and Maximum Throughput Rate

Using the AD1376 at Slower Conversion Times

The user may wish to run the AD1376 at slower conversion times in order to synchronize the A/D with an external clock. This is accomplished by running a slower clock than the internal clock into the START CONVERT input. This clock must consist of narrow negative-going clock pulses, as seen in Figure 16. The pulse must be a minimum of 100ns wide but not greater than 700ns. Having a raising edge immediately after a falling edge inhibits the internal clock pulse. This enables the AD1376 to function normally and complete a conversion after 16 clock pulses and serial out in 17 clock pulses. The STATUS command will function normally and switch high after the first clock pulse and will fall low after the 17th clock pulse. In this way an external clock can be used to control the AD1376 at slower conversion times.





Figure 16. Timing Diagram for Use with an External Clock

FEATURES

Complete Sampling 16-Bit ADC
14-Bit No Missing Codes
 $\pm 1/2\text{LSB}$ Nonlinearity
20 μs Throughput
Low Noise SHA: 300 μV p-p
32-Pin Hermetic DIP
Low Power: 900mW

AD1380 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD1380 is a low-cost high resolution 16-bit analog-to-digital converter. It is complete, including internal reference, clock and track and hold. Internal thin-film on silicon scaling resistors allow analog input ranges of $\pm 2.5\text{V}$, $\pm 5\text{V}$, $\pm 10\text{V}$, 0 to 5V, and 0 to 10V.

Important performance characteristics of the AD1380 include maximum linearity error of $\pm 0.003\%$ of FSR (AD1380KV) and maximum 16-bit conversion time of 14 μs . The track-and-hold acquisition time is 6 μs (20V step), and its feedthrough is -80dB. Transfer characteristics of the AD1380 (gain, offset, and linearity) are specified for the combined ADC/SHA, so total performance is guaranteed as a system. The AD1380 provides data in parallel and serial form with corresponding clock and status outputs. All digital inputs and outputs are TTL or 5V CMOS compatible.

PRODUCT HIGHLIGHTS

1. The AD1380 is a complete 16-bit sampling ADC subsystem with linearity error less than $\pm 0.003\%$ (± 0.006 FSR for J grade) at $+25^\circ\text{C}$. The converter is specified for no missing codes to the 14-bit level over its specification temperature range (0 to $+70^\circ\text{C}$).
2. Conversion time is 14 μs maximum and acquisition time is 6 μs (20V step). The track-and-hold timing is internally generated off the start convert command, eliminating the need for user generated timing signals for SHA signal acquisition and settling. The AD1380 input small signal bandwidth is 1MHz.
3. Two binary codes are available on the AD1380 output. Complementary straight binary (CSB) is available for the unipolar input ranges, and complementary offset binary (COB) for the bipolar ranges.
4. The AD1380 is a successive approximation ADC. The proprietary ICs used in the AD1380 provide high reliability through minimized chip count, low power, and laser-trimmed performance and temperature stability.
5. The AD1380 is packaged in a reliable hermetic ceramic 32-pin triple width DIP.

SPECIFICATIONS (typical @ $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $+5\text{V}$ for combined sample and hold A/D converter unless otherwise noted)

	AD1380JD	AD1380KD	Units
RESOLUTION	16	*	Bits
ANALOG INPUTS			
Bipolar	$\pm 2.5, \pm 5, \pm 10$	*	Volts
Unipolar	0 to $+5, 0$ to $+10$	*	Volts
DIGITAL INPUTS ¹	TTL Compatible		
Convert Command	Trailing Edge of Positive	*	
Logic Loading	50ns (min) Pulse	*	LSTTL Load
Logic Loading	1	*	LSTTL Load
TRANSFER CHARACTERISTICS ² (COMBINED ADC/SHA)			
Gain Error	± 0.1 max, 0.05 typ ³	*	% FSR ⁴
Unipolar Offset Error	± 0.05 max, 0.02 typ ³	*	% FSR
Bipolar Zero Error	± 0.05 max, 0.02 typ ³	*	% FSR
Linearity Error	± 0.006	± 0.003	% FSR
Differential Linearity Error	± 0.003	*	% FSR
Noise (10V Unipolar)	85	*	$\mu\text{V rms}$
(20V Bipolar)	115	*	$\mu\text{V rms}$
THROUGHPUT			
Conversion Time	14 max	*	μs
Acquisition Time (20V Step)	6 max	*	μs
SAMPLE & HOLD			
Small Signal Response	900	*	kHz
Aperture Time	50	*	ns
Aperture Jitter	200	*	ps
Droop Rate	50	*	$\mu\text{V/ms}$
T_{\min} to T_{\max}	1	*	mV/ms
Feedthrough	-80	*	dB
DRIFT (ADC & SHA) ⁵			
Gain	± 20 max	*	ppm/ $^\circ\text{C}$
Unipolar Offset	± 5 max (± 2 typ)	*	ppm/ $^\circ\text{C}$
Bipolar Zero	± 5 max (± 2 typ)	*	ppm/ $^\circ\text{C}$
No Missing Codes (Guaranteed)	0 to $+70$ (13 bits)	0 to $+70$ (14 bits)	$^\circ\text{C}$
DIGITAL OUTPUTS	TTL Compatible	*	
All Codes Complementary	5	*	LSTTL Loads
Clock Frequency	1.1	*	MHz
POWER SUPPLY REQUIREMENTS			
Analog Supplies	$\pm 15, \pm 0.5$	*	Volts
Digital Supply	$+5 \pm 0.25$	*	Volts
$+15\text{V}$ Supply Drain	25	*	mA
-15V Supply Drain	30	*	mA
$+5\text{V}$ Supply Drain	15	*	mA
Power Dissipation	900	*	mW
TEMPERATURE RANGE			
Specified	0 to $+70$	*	$^\circ\text{C}$
Operating	-55 to $+85$	*	$^\circ\text{C}$
PACKAGE OPTION ⁶			
DH-32E	AD1380JD	AD1380KD	

NOTE

¹Logic "0" = 0.8V, max. Logic "1" = 2.0V, min for inputs. For digital output Logic "0" = $+0.4\text{V}$ max. Logic "1" = 2.4V min.

²Test on $\pm 10\text{V}$ and 0 to $+10\text{V}$ ranges.

³Adjustable to zero.

⁴Full-scale range.

⁵Guaranteed but not 100% production tested.

⁶See Section 13 for package outline information.

*Specifications same as AD1380JD.

Specifications subject to change without notice.

AD5200/AD5210 Series

FEATURES

True 12-Bit Operation: $\pm 1/2$ LSB max Nonlinearity
Totally Adjustment-Free
Guaranteed No Missing Codes Over the Specified Temperature Range
Hermetically-Sealed Package
Standard Temperature Range: -25°C to $+85^{\circ}\text{C}$
Extended Temperature Range: -55°C to $+125^{\circ}\text{C}$
Serial and Parallel Outputs
Monolithic DAC with Scaling Resistors for Stability
Low Chip Count for High Reliability
Industry Standard Pin Out
Small 24-Pin DIP

GENERAL DESCRIPTION


The AD52XX series devices are 12-bit successive approximation analog-to-digital converters. The hybrid design utilizes MSI digital, linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide a totally adjustment free converter—no potentiometers are required for calibration.

The innovative design of the AD52XX series devices incorporates a monolithic 12-bit feedback DAC for reduced chip count and higher reliability. The exceptional temperature coefficients of the monolithic DAC guarantees $\pm 1/2$ LSB linearity over the entire operating temperature range of -25°C to $+85^{\circ}\text{C}$ for the BD grade and -55°C to $+125^{\circ}\text{C}$ for the TD grade.

The AD52XX series converters are available in 2 input voltage ranges: $\pm 5\text{V}$ (AD521X1/AD52X4) and $\pm 10\text{V}$ (AD52X2/AD52X5). The converters are available either complete with an internal buried zener reference or with the option of an external reference for improved absolute accuracy.

The AD52XX series converters are available in two performance grades; the "B" is specified from -25°C to $+85^{\circ}$ and the "T" is specified from -55°C to $+125^{\circ}\text{C}$. All units are available in a 24-pin hermetically sealed ceramic DIP.

AD5200/AD5210 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. The AD52XX series devices are laser trimmed at the factory to provide a totally adjustment free converter—no potentiometers are required for 12-bit performance.
2. A monolithic 12-bit feedback DAC is used for reduced chip count and higher reliability.
3. The AD52XX series directly replaces other devices of this type with significant increases in performance.
4. The devices offer true 12-bit accuracy and exhibits no missing codes over the entire operating temperature range.
5. The fast conversion rate of the AD5210 series makes it an excellent choice for applications requiring high system throughput rates.

SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

INPUT RANGE ¹	INPUT IMPEDANCE				
-5V to +5V	5.0kΩ	AD52X1B	AD52X1T	AD52X4B	AD52X4T
-10V to +10V	10.0kΩ	AD52X2B	AD52X2T	AD52X5B	AD52X5T
REFERENCE		Internal	*	External -10.000V	***
RESOLUTION		12 Bits	*	*	*
LINEARITY ERROR, MAX		±1/2LSB	*	*	*
No Missing Codes T _{min} to T _{max}		Guaranteed	*	*	*
ZERO ERROR, MAX		±1LSB	*	*	*
ZERO ERROR, MAX					
T _{min} to T _{max}		±2LSB	*	*	*
ABSOLUTE ACCURACY, MAX		±2LSB	*	*	*
ABSOLUTE ACCURACY, MAX					
T _{min} to T _{max}		±0.4% of FSR ²	*	±0.1% of FSR ²	***
CONVERSION TIME, MAX					
Clock = 1MHz (5210 Series)		13μs	*	*	*
Clock = 260kHz (5200 Series)		50μs	*	*	*
LOGIC RATINGS					
Input Logic Commands					
Logic "0"		0.8V max	*	*	*
Logic "1"		+2.0V min	*	*	*
Loading		0.5TTL Load	*	*	*
CLOCK INPUT PULSE WIDTH		100ns min	*	*	*
OUTPUT LOGIC					
Logic "0"		0.4V max	*	*	*
Logic "1"		3.6V (2.4 min)	*	*	*
FANOUT - HIGH		8TTL Loads	*	*	*
FANOUT - LOW		2TTL Loads	*	*	*
POWER SUPPLY REQUIREMENTS					
V _{LOGIC}		+5V ±10%	*	*	*
V _{CC}		+15V ±10%	*	*	*
V _{DD}		-15V ±10%	*	*	*
OPERATING CURRENT					
V _{LOGIC}		25mA (42mA max)	*	*	*
V _{CC}		10mA (16mA max)	*	*	*
V _{DD}		20mA (28mA max)	*	*	*
V _{REF}				0.5mA	***
POWER SUPPLY REJECTION					
V _{CC}		±0.005%/ (±0.02%/ max)	*	*	*
V _{DD}		±0.005%/ (±0.02%/ max)	*	*	*
POWER CONSUMPTION		575mW (870mW max)	*	575mW (875mW max)	***
OPERATING TEMPERATURE RANGE		-25°C to +85°C		-55°C to +125°C	**

NOTES

*Same specifications as AD52X1/X2B.

**Same specifications as AD52X1/X2T.

***Same specifications as AD52X4/X5B.

¹ Other input ranges are available, consult factory.

² FSR is Full Scale Range and is equal to the peak to peak input signal.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Positive Supply	+18V
Negative Supply	-18V
Logic Supply	-0.5V to +7V
Analog Input	±25V
Digital Outputs	Logic Supply
Digital Inputs	+5.5V
Reference Supply	-15V




Figure 1. Burn In Circuit




Figure 2. Pin Designations

AD52XX SERIES ORDERING GUIDE

Model	Linearity	Absolute Accuracy	Temperature Range	Conversion Time	Package Option*
AD521**BD	1/2LSB	2LSB	-25°C to +85°C	13μs	DH-24C
AD521**TD	1/2LSB	2LSB	-55°C to +125°C	13μs	DH-24C
AD520**BD	1/2LSB	2LSB	-25°C to +85°C	50μs	DH-24C
AD520**TD	1/2LSB	2LSB	-55°C to +125°C	50μs	DH-24C

*See Section 13 for package outline information.

**Insert number according to desired input voltage range as shown in Table II.

3

THEORY OF OPERATION

On receipt of a CONVERT START command, the AD52XX converts the voltage as its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

TIMING

The timing diagram is shown in Figure 3. A conversion is initiated by holding the start convert low during a rising edge of the clock. The start convert transition must occur at a minimum of 25ns prior to the clock transition. The end of conversion (E.O.C.) signal will be set simultaneously with the initia-

tion of conversion. The actual conversion will not start until the first rising edge of the clock after the start convert is again set high. At time t_0 , B_1 is reset and B_2 - B_{12} are set unconditionally. At t_1 the Bit 1 decision is made and Bit 2 is unconditionally reset. At t_2 , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t_{12} . The STATUS flag is reset at time t_{12} indicating that the conversion is complete and that the parallel output data is valid.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 3). An external clock of 1MHz (AD5210) will yield $13\mu\text{s}$ conversion time. An external clock of 260kHz (AD5200) will yield $50\mu\text{s}$ conversion time.




Figure 3. Timing Diagram

The analog continuum is partitioned into 2^{12} discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2\text{LSB}$, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors have been

internally trimmed to provide an absolute accuracy of $\pm 0.05\%$. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 4).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD52XX is specified as having no missing codes over the entire temperature range as specified on the data page.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$RSS = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

- ϵ_G = Gain Drift Error (ppm/°C)
- ϵ_O = Offset Drift Error (ppm of FSR/°C)
- ϵ_L = Linearity Error (ppm of FSR/°C)




Figure 4. Transfer Characteristics for an Ideal Bipolar A/D

GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Digital Ground and Analog Ground (Analog Power Return). These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD52XX. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.




Figure 5. Basic Grounding Practice

Each of the AD52XX's supply terminals should be capacitively decoupled as close to the AD52XX as possible. A large value capacitor such as 1μF in parallel with 0.01μF capacitor is usually sufficient. Analog supplies are bypassed to the Analog Ground pin and the logic supply is bypassed to the Digital Ground pin.




Figure 6. Power Supply Decoupling
SAMPLED DATA SYSTEMS

The conversion speed of the AD52XX allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. To make the AD52XX capable of full benefit from this high speed, a fast sample-and hold amplifier such as the AD346 or AD5HC-85 is required. Figures 7 and 8 show the use of an AD346 and AD5HC-85 as sample and holds in combination with the AD52XX.




Figure 7. 66.6kHz-12 Bit, A/D Conversion System




Figure 8. 18.3kHz-12-Bit, A/D Conversion System

In sampled data systems there are two limiting factors in digitizing high frequency signals. The maximum value of input signal frequency that can be acquired and digitized using a sample and hold amplifier and A/D converter combination is influenced by the bandwidth of the SHA, but it is also dictated by:

- A. The aperture uncertainty (jitter) of the sample and hold amplifier.

B. The desired accuracy and corresponding resolution of the converter.

The resolution of an AD5210 is 1 part in 4096 to a tolerance of 0.012% of the full scale range, the maximum value of input signal frequency which can be digitized is determined by:

$$F_{MAX} = \frac{2^{-N}}{(2\pi)(\text{Aperture Uncertainty})}$$

$$F_{MAX}/AD346 = \frac{1}{(2\pi)(4096)(4 \times 10^{-10})} = 97.1\text{kHz}$$

$$F_{MAX}/ADSHC-85 = \frac{1}{(2\pi)(4096)(5 \times 10^{-10})} = 77.7\text{kHz}$$

The maximum throughput rate for each of these combinations is again different. The maximum throughput rate is the sum of the sample and hold acquisition time and A/D conversion time as shown in Figure 9.




Figure 9. START/E.O.C. Timing for Sampled Data System

When using an AD346 with an AD5212 the throughput rate is, $2.0\mu\text{s}$ acquisition time plus $13\mu\text{s}$ conversion time, 66.6kHz. The ADSHC-85 used in combination with an AD5202 is, $4.5\mu\text{s}$ acquisition time plus $50\mu\text{s}$ conversion time, 18.3kHz. To meet the requirements of the Nyquist sampling criteria, the AD346 and AD5210 combination can be used for input frequencies from dc through 33.3kHz; the ADSHC-85 and AD5210 combination for inputs from dc through 9.2kHz. Input frequencies higher than these (up to the maximum frequency) would result in "under-sampling" of the input signal. Signals up to the maximum frequency could be processed if their bandwidth is less than one-half the sample frequency.

A fast (32kHz) 12-bit DAS can be configured using the AD362 and the AD521X. The AD362 contains two 8-channel multiplexers, a differential amplifier, a sample-and-hold with high-speed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A feature of the AD362 is an

internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hardware programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.




Figure 10. High Speed 12-Bit DAS

CONVERT START USING A POSITIVE EDGE

In some systems it may be inconvenient to generate a negative going start convert pulse of the proper width. The circuit of Figure 11 can be used to start a conversion on the AD521X series of A/Ds with a positive going edge. To perform a conversion both the convert start signal and the E.O.C. must be low. The output of the inverter and nand gate will then be in the high state. The converter will reset on the next rising clock edge. Resetting brings the E.O.C. to a high state; the inverter goes low; the convert start is still high so the output of the nand gate goes high allowing the conversion to continue immediately. The convert start line has only to be brought back down before the conversion is complete.




Figure 11. Convert Start Using a Positive Edge

Input Range	Speed	Internal Reference	External Reference
-5V to +5V	50μs	AD5201	AD5204
	13μs	AD5211	AD5214
-10V to +10V	50μs	AD5202	AD5205
	13μs	AD5212	AD5215


i.e., — the 13μs conversion time, ±10V input, external reference, extended temperature unit is the AD5215TD.

Table II.

FEATURES

2 μ s ADC with Track/Hold
1 μ s DAC with Output Amplifier
On-Chip Bandgap Reference
Fast Bus Interface
Single or Dual 5V Supplies

AD7569 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7569 is a complete, 8-bit, analog I/O system on a single monolithic chip. It contains a high-speed successive approximation ADC with 2 μ s conversion time, a track/hold with 200kHz bandwidth, a DAC and output buffer amplifier with 1 μ s settling time. A temperature-compensated 1.25V bandgap reference provides a precision reference voltage for the ADC and the DAC.

A choice of analog input/output ranges is available. Using a supply voltage of +5V, input and output ranges of zero to 1.25V and zero to 2.5 volts may be programmed using the RANGE input pin. Using a \pm 5V supply, bipolar ranges of \pm 1.25V or \pm 2.5V may be programmed.

Digital interfacing is via an 8-bit I/O port and standard microprocessor control lines. Bus interface timing is extremely fast, allowing easy connection to all popular 8-bit microprocessors. A separate start convert line controls the track/hold and ADC to give precise control of the sampling period.

The AD7569 is fabricated in Linear-Compatible CMOS (LC²MOS), an advanced, mixed technology process combining precision bipolar circuits with low-power CMOS logic. The part is packaged in a 24-pin, 0.3" wide, "skinny" DIP and is also available in plastic leaded chip carrier (PLCC) and ceramic leadless chip carrier (LCCC).

PRODUCT HIGHLIGHTS

- Complete Analog I/O on a Single Chip.**
 The AD7569 provides everything necessary to interface a microprocessor to the analog world. No external components or user trims are required, and the overall accuracy of the system is tightly specified, eliminating the need to calculate error budgets from individual component specifications.
- Dynamic Specifications for DSP Users.**
 In addition to the traditional ADC and DAC specifications the AD7569 is specified for AC parameters, including signal-to-noise ratio, distortion and input bandwidth.
- Fast Microprocessor Interface.**
 The AD7569 has bus interface timing compatible with all modern microprocessors, with bus access and relinquish times less than 75ns and Write pulse width less than 80ns.
- Low Power.**
 Thanks to the combination of high-speed linear circuits with low-power CMOS logic, the AD7569 offers power consumption less than 60mW – considerably lower than any system of comparable performance.

DAC SPECIFICATIONS

($V_{DD} = +5V \pm 5\%$; $V_{SS}^1 = \text{RANGE} = \text{AGND}_{\text{DAC}} = \text{AGND}_{\text{ADC}} = \text{DGND} = 0V$; $R_L = 2k\Omega$, $C_L = 100pF$ unless otherwise stated.)
 (All specifications T_{\min} to T_{\max} unless otherwise stated.)

Parameter	J, A Versions ²	K, B Versions	S Version	T Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution ³	8	8	8	8	Bits	
Total Unadjusted Error ⁴	± 2	± 2	± 3	± 3	LSB typ	
Relative Accuracy ⁴	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Differential Nonlinearity ⁴	± 1	$\pm 3/4$	± 1	$\pm 3/4$	LSB max	
Unipolar Offset Error @25°C	± 2	± 1.5	± 2	± 1.5	LSB max	Guaranteed Monotonic Dac data is all 0s; $V_{SS} = 0V$
T_{\min} to T_{\max}	± 2.5	± 2	± 2.5	± 2	LSB max	Typical tempco is $10\mu V/^\circ C$ for $+1.25V$ range
Bipolar Zero Offset Error @25°C	± 2	± 1.5	± 2	± 1.5	LSB max	DAC data is all 0s; $V_{SS} = -5V$
T_{\min} to T_{\max}	± 2.5	± 2	± 2.5	± 2	LSB max	Typical tempco is $20\mu V/^\circ C$ for $\pm 1.25V$ range
Full-Scale Error ⁵ @25°C	± 2	± 1	± 2	± 1	LSB max	$V_{DD} = 5V$ Typical tempco is $\pm 25ppm$ of FSR ^{6/°C}
T_{\min} to T_{\max}	± 3	± 2	± 4	± 3	LSB max	
Δ Full Scale/ ΔV_{DD} , $T_A = 25^\circ C$	0.5	0.5	0.5	0.5	LSB max	$V_{OUT} = 2.5V$; $\Delta V_{DD} = \pm 5\%$
Δ Full Scale/ ΔV_{SS} , $T_A = 25^\circ C$	0.5	0.5	0.5	0.5	LSB max	$V_{OUT} = -2.5V$; $\Delta V_{SS} = \pm 5\%$
Load Regulation at Full Scale	0.2	0.2	0.2	0.2	LSB max	$R_L = 2k\Omega$ to 0Ω
DYNAMIC PERFORMANCE						
Signal-to-Noise Ratio ⁴ (SNR)	44	46	44	46	dB min	$V_{OUT} = 20kHz$ full-scale sine wave with $f_{\text{SAMPLING}} = 400kHz$
Total Harmonic Distortion ⁴ (THD)	48	48	48	48	dB max	$V_{OUT} = 20kHz$ full-scale sine wave with $f_{\text{SAMPLING}} = 400kHz$
Intermodulation Distortion ⁴ (IMD)	55	55	55	55	dB typ	$f_a = 18.4kHz$, $f_b = 14.5kHz$ with $f_{\text{SAMPLING}} = 400kHz$
ANALOG OUTPUT						
Output Voltage Ranges						
Unipolar	0 to $+1.25/2.5$				Volts	$V_{DD} = +5V$, $V_{SS} = 0V$
Bipolar	$\pm 1.25/\pm 2.5$				Volts	$V_{DD} = +5V$, $V_{SS} = -5V$
LOGIC INPUTS						
CS, WR, RANGE, RESET, DB0-DB7						
Input Low Voltage, V_{INL}	0.8	0.8	0.8	0.8	V max	
Input High Voltage, V_{INH}	2.4	2.4	2.4	2.4	V min	
Input Leakage Current	10	10	10	10	μA max	
Input Capacitance ⁷	10	10	10	10	pF max	
DB0-DB7						
Input Coding (Single Supply)			Binary			
Input Coding (Dual Supply)			2s Complement			
AC CHARACTERISTICS⁷						
Voltage Output Settling Time						
Positive Full-Scale Change	2	2	2	2	μs max	Settling time to within $\pm 1/2$ LSB of final value Typically $1\mu s$
Negative Full-Scale Change (Single Supply)	4	4	4	4	μs max	Typically $2\mu s$
Negative Full-Scale Change (Dual Supply)	2	2	2	2	μs max	Typically $1\mu s$
Digital-to-Analog Glitch Impulse ⁴	15	15	15	15	nV secs typ	
Digital Feedthrough ⁴	1	1	1	1	nV secs typ	
V_{IN} to V_{OUT} Isolation	60	60	60	60	dB typ	$V_{IN} = \pm 2.5V$, 50kHz Sine Wave
POWER REQUIREMENTS						
V_{DD} Range						
V_{SS} Range (Dual Supplies)	4.75/5.25	4.75/5.25	4.75/5.25	4.75/5.25	Vmin/Vmax	For Specified Performance Specified Performance also applies to $V_{SS} = 0V$ for Unipolar output ranges.
I_{DD} @25°C	12	12	12	12	mA max	$V_{OUT} = V_{IN} = 2.5V$; Logic Inputs = 2.4V; CLK = 0.8V
T_{\min} to T_{\max}	13	13	13	13	mA max	Output Unloaded
I_{SS} (Dual Supplies)						
@25°C	4	4	4	4	mA max	Output Unloaded
T_{\min} to T_{\max}	4	4	4	4	mA max	$V_{OUT} = V_{IN} = -2.5V$; Logic Inputs = 2.4V; CLK = 0.8V
DAC/ADC MATCHING						
Gain Matching ⁵						
@25°C	1	1	1	1	% typ	V_{IN} to V_{OUT} match with $V_{IN} = \pm 2.5V$, 20kHz sine wave
T_{\min} to T_{\max}	1	1	1	1	% typ	

NOTES

¹Except where noted, specifications apply for all output ranges including bipolar ranges with dual supply operation.

²Temperature Ranges are as follows: J, K Versions; 0 to $+70^\circ C$

A, B Versions; $-25^\circ C$ to $+85^\circ C$

S, T Versions; $-55^\circ C$ to $+125^\circ C$

³1LSB = 4.88mV for 0 to $+1.25V$ output range, 9.76mV for 0 to $+2.5V$ and $\pm 1.25V$ ranges and 19.5mV for $\pm 2.5V$ range.

⁴See Terminology.

⁵Includes internal voltage reference error and is calculated after offset error has been adjusted out. Ideal unipolar full-scale voltage is (FS - 1LSB); ideal bipolar positive full-scale voltage is (FS/2 - 1LSB) and ideal bipolar negative full-scale voltage is -FS/2.

⁶FSR is 1.25V for the 0 to $+1.25V$ range, 2.5V for the 0 to $+2.5V$ and $\pm 1.25V$ ranges and 5V for the $\pm 2.5V$ range.

⁷Sample tested at $25^\circ C$ to ensure compliance.

Specifications subject to change without notice.

ADC SPECIFICATIONS

($V_{DD} = +5V \pm 5\%$; $V_{SS}^1 = \text{RANGE} = \text{AGND}_{\text{DAC}} = \text{AGND}_{\text{ADC}} = \text{DGND} = 0V$; $f_{\text{CLK}} = 5\text{MHz}$ external unless otherwise stated).

(All specifications T_{min} to T_{max} unless otherwise stated.)

Specifications apply to Mode 1 interface.

Parameter	J, A Versions ²	K, B Versions	S Version	T Version	Units	Conditions/Comments
DC ACCURACY						
Resolution ³	8	8	8	8	Bits	
Total Unadjusted Error ⁴	± 3	± 3	± 4	± 4	LSB typ	
Relative Accuracy ⁴	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Differential Nonlinearity ⁴	± 1	$\pm 3/4$	± 1	$\pm 3/4$	LSB max	No Missing Codes
Unipolar Offset Error						Typical tempo is $10\mu\text{V}/^\circ\text{C}$ for $+1.25\text{V}$ range; $V_{SS} = 0\text{V}$
@ 25°C	± 2	± 1.5	± 2	± 1.5	LSB max	
T_{min} to T_{max}	± 3	± 2.5	± 3	± 2.5	LSB max	
Bipolar Zero Offset Error						Typical tempo is $20\mu\text{V}/^\circ\text{C}$ for $\pm 1.25\text{V}$ range; $V_{SS} = -5\text{V}$
@ 25°C	± 3	± 2.5	± 3	± 2.5	LSB max	
T_{min} to T_{max}	± 3.5	± 3	± 4	± 3.5	LSB max	
Full-Scale Error ⁵						$V_{DD} = 5\text{V}$
@ 25°C	$-4, +0$	$-4, +0$	$-4, +0$	$-4, +0$	LSB max	Typical tempo is $\pm 25\text{ppm}$ of FSR^6/C
T_{min} to T_{max}	$-5.5, +1.5$	$-5.5, +1.5$	$-6.5, +2$	$-6.5, +2$	LSB max	
$\Delta\text{Full Scale}/\Delta V_{DD}$, $T_A = 25^\circ\text{C}$	0.5	0.5	0.5	0.5	LSB max	$V_{IN} = +2.5\text{V}$; $\Delta V_{DD} = \pm 5\%$
$\Delta\text{Full Scale}/\Delta V_{SS}$, $T_A = 25^\circ\text{C}$	0.5	0.5	0.5	0.5	LSB max	$V_{IN} = -2.5\text{V}$; $\Delta V_{SS} = \pm 5\%$
DYNAMIC PERFORMANCE						
Signal-to-Noise Ratio ⁴ (SNR)	44	46	44	46	dB min	$V_{IN} = 100\text{kHz}$ full-scale sine wave with $f_{\text{SAMPLING}} = 400\text{kHz}$ ⁷
Total Harmonic Distortion ⁴ (THD)	48	48	48	48	dB max	$V_{IN} = 100\text{kHz}$ full-scale sine wave with $f_{\text{SAMPLING}} = 400\text{kHz}$ ⁷
Intermodulation Distortion ⁴ (IMD)	60	60	60	60	dB typ	$f_a = 99\text{kHz}$, $f_b = 96.7\text{kHz}$ with $f_{\text{SAMPLING}} = 400\text{kHz}$
Frequency Response	0.1	0.1	0.1	0.1	dB typ	$V_{IN} = \pm 2.5\text{V}$, D. C. to 200kHz sine wave
Track/Hold Acquisition Time ⁸	200	200	300	300	ns typ	
ANALOG INPUT						
Input Voltage Ranges						
Unipolar		0 to $+1.25/+2.5$			Volts	$V_{DD} = +5\text{V}$; $V_{SS} = 0\text{V}$
Bipolar		$\pm 1.25/\pm 2.5$			Volts	$V_{DD} = +5\text{V}$; $V_{SS} = -5\text{V}$
Input Current	± 300	± 300	± 300	± 300	μA max	See equivalent circuit Fig. 5
Input Capacitance	10	10	10	10	pF typ	
LOGIC INPUTS						
CS, RD, ST, CLK, RESET, RANGE						
Input Low Voltage, V_{INL}	0.8	0.8	0.8	0.8	V max	
Input High Voltage, V_{INH}	2.4	2.4	2.4	2.4	V min	
Input Capacitance ⁹	10	10	10	10	pF max	
CS, RD, ST, RANGE, RESET						
Input Current	10	10	10	10	μA max	
CLK						
Input Current						
I_{INL}	-1.6	-1.6	-1.6	-1.6	mA max	$V_{IN} = 0\text{V}$
I_{INH}	40	40	40	40	μA max	$V_{IN} = V_{DD}$
LOGIC OUTPUTS						
DB0-DB7, INT, BUSY						
V_{OL} , Output Low Voltage	0.4	0.4	0.4	0.4	V max	$I_{\text{SINK}} = 1.6\text{mA}$
V_{OH} , Output High Voltage	4.0	4.0	4.0	4.0	V min	$I_{\text{SOURCE}} = 200\mu\text{A}$
DB0-DB7						
Floating State Leakage Current	10	10	10	10	μA max	
Floating State Output Capacitance ⁹	10	10	10	10	pF max	
Output Coding (Single Supply)		Binary				
Output Coding (Dual Supply)		2s Complement				
CONVERSION TIME						
With External Clock	2	2	2	2	μs max	$f_{\text{CLK}} = 5\text{MHz}$
With Internal Clock, $T_A = 25^\circ\text{C}$	1.6	1.6	1.6	1.6	μs min	Using recommended clock components shown in Figure 20. Clock frequency can be adjusted by varying R_{CLK} .
	2.6	2.6	2.6	2.6	μs max	
POWER REQUIREMENTS						
	As per DAC Specifications					

NOTES

¹Except where noted, specifications apply for all input ranges including bipolar ranges with dual supply operation.

²Temperature Ranges are as follows: J, K Versions; 0 to $+70^\circ\text{C}$

A, B Versions; -25°C to $+85^\circ\text{C}$

S, T Versions; -55°C to $+125^\circ\text{C}$

³1LSB = 4.88mV for 0 to $+1.25\text{V}$ input range, 9.76mV for 0 to $+2.5\text{V}$ and $\pm 1.25\text{V}$ ranges and 19.5mV for $\pm 2.5\text{V}$ range.

⁴See Terminology.

⁵Includes internal voltage reference error and is calculated after offset error has been adjusted out. Ideal unipolar

last code transition occurs at $(\text{FS} - 3/2\text{LSB})$; Ideal bipolar last code transition occurs at $(\text{FS}/2 - 3/2\text{LSB})$.

⁶FSR is 1.25V for 0 to $+1.25\text{V}$ range, 2.5V for the 0 to $+2.5\text{V}$ and $\pm 1.25\text{V}$ ranges and 5V for the $\pm 2.5\text{V}$ range.

⁷Exact frequencies are 101kHz and 384kHz to avoid harmonics coinciding with sampling frequency.

⁸Rising edge of BUSY to falling edge of ST . The time given refers to the acquisition time which gives a 3dB degradation in SNR from the tested figure.

⁹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

3

TIMING CHARACTERISTICS¹ (See Figures 8, 9, 11); $V_{DD} = 5V \pm 5\%$; $V_{SS} = 0V$ or $-5V \pm 5\%$)

Parameter	Limit at 25°C (All Grades)	Limit at T_{min}, T_{max} (J, K, A, B Grades)	Limit at T_{min}, T_{max} (S, T Grades)	Units	Test Conditions/Comments
DAC Timing					
t_1	80	80	90	ns min	\overline{WR} Pulse Width
t_2	0	0	0	ns min	\overline{CS} to \overline{WR} Setup Time
t_3	0	0	0	ns min	\overline{CS} to \overline{WR} Hold Time
t_4	60	70	80	ns min	Data Valid to \overline{WR} Setup Time
t_5	10	10	10	ns min	Data Valid to \overline{WR} Hold Time
ADC Timing					
t_6	50	50	50	ns min	\overline{ST} Pulse Width
t_7	110	130	150	ns max	\overline{ST} to \overline{BUSY} Delay
t_8	20	30	30	ns max	\overline{BUSY} to \overline{INT} Delay
t_9	0	0	0	ns min	\overline{BUSY} to \overline{CS} Delay
t_{10}	0	0	0	ns min	\overline{CS} to \overline{RD} Setup Time
t_{11}	60	75	90	ns min	\overline{RD} Pulse Width. Determined by t_{13} .
t_{12}	0	0	0	ns min	\overline{CS} to \overline{RD} Hold Time
t_{13}^2	60	75	90	ns min	Data Access Time after \overline{RD} ; $C_L = 20pF$
	95	120	135	ns min	Data Access Time after \overline{RD} ; $C_L = 100pF$
t_{14}^3	10	10	10	ns min	Bus Relinquish Time after \overline{RD}
	60	75	85	ns max	
t_{15}	65	75	85	ns max	\overline{RD} to \overline{INT} Delay
t_{16}	120	140	160	ns max	\overline{RD} to \overline{BUSY} Delay
t_{17}^2	60	75	90	ns max	Data Valid Time after \overline{BUSY} ; $C_L = 20pF$
	90	115	135	ns max	Data Valid Time after \overline{BUSY} ; $C_L = 100pF$


NOTES

¹Sample tested at 25°C to ensure compliance. All input control signals are specified with $t_R = t_F = 5ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.

² t_{13} and t_{17} are measured with the load circuits of Figure 1 and defined as the time required for an output to cross either 0.8V or 2.4V.

³ t_{14} is defined as the time required for the data line to change 0.5V when loaded with the circuit of Figure 2.


Specifications subject to change without notice.



a. High-Z to V_{OH}

b. High-Z to V_{OL}

Figure 1. Load Circuits for Data Access Time Test



a. V_{OH} to High-Z

b. V_{OL} to High-Z

Figure 2. Load Circuits for Bus Relinquish Time Test

ABSOLUTE MAXIMUM RATINGS

V_{DD} to $AGND_{DAC}$ or $AGND_{ADC}$	$-0.3V, +7V$
V_{DD} to $DGND$	$-0.3V, +7V$
V_{DD} to V_{SS}	$-0.3V, +14V$
$AGND_{DAC}$ or $AGND_{ADC}$ to $DGND$	$-0.3V, V_{DD} + 0.3V$
$AGND_{DAC}$ to $AGND_{ADC}$	$\pm 5V$
Logic Voltage to $DGND$	$-0.3V, V_{DD} + 0.3V$
CLK Input Voltage to $DGND$	$-0.3V, V_{DD} + 0.3V$
V_{OUT} to $AGND_{DAC}$	$V_{SS} - 0.3V, V_{DD} + 0.3V$
V_{IN} to $AGND_{ADC}$	$V_{SS} - 0.3V, V_{DD} + 0.3V$

NOTE

¹Output may be shorted to any voltage in the range V_{SS} to V_{DD} provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to $AGND$ or V_{SS} is 50mA.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

Power Dissipation (Any Package) to +75°C	450mW
Derates above 75°C by	6mW/°C
Operating Temperature Range	
Commercial (J,K)	0 to +70°C
Industrial (A,B)	-25°C to +85°C
Extended (S,T)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 Secs)	+300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



TERMINOLOGY

TOTAL UNADJUSTED ERROR

Total unadjusted error is a comprehensive specification which includes internal voltage reference error, relative accuracy, gain and offset errors.

RELATIVE ACCURACY (DAC)

Relative Accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after allowing for offset and gain errors. For the bipolar output ranges the endpoints of the DAC transfer function are defined as those voltages which correspond to negative full-scale and positive full-scale codes. For the unipolar output ranges the endpoints are code 1 and code 255. Code 1 is chosen because the amplifier is now working in single supply and in cases where the true offset of the amplifier is negative it cannot be seen at code 0. If the relative accuracy was calculated between code 0 and code 255 the "negative offset" would appear as a linearity error. If the offset is negative and less than 1LSB, it will appear at code 1, and hence the true linearity of the converter is seen between code 1 and code 255.

RELATIVE ACCURACY (ADC)

Relative Accuracy is the deviation of the ADC's actual code transition points from a straight line drawn between the endpoints of the ADC transfer function. For the bipolar input ranges these points are the measured negative full-scale transition point and the measured positive full-scale transition point. For the unipolar ranges the straight line is drawn between the measured first LSB transition point and the measured full-scale transition point.

DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and an ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB max ensures monotonicity (DAC) or no missed codes (ADC). A differential nonlinearity of $\pm 3/4$ LSB max ensures that the minimum step size (DAC) or code width (ADC) is $1/4$ LSB and the maximum step size or code width is $3/4$ LSB.

DIGITAL-TO-ANALOG GLITCH IMPULSE

Digital-to-Analog Glitch Impulse is the impulse injected into the analog output when the digital inputs change state with the DAC selected. It is normally specified as the area of the glitch

in nVsecs and is measured when the digital input code is changed by 1LSB at the major carry transition.

DIGITAL FEEDTHROUGH

Digital Feedthrough is also a measure of the impulse injected to the analog output from the digital inputs but is measured when the DAC is not selected. It is essentially feedthrough across the die and package. It is important in the AD7569 since it is a measure of the glitch impulse transferred to the analog output when data is read from the ADC on the part. It is specified in nVsecs and is measured with \overline{WR} high and a digital code change from all 0s to all 1s.

SIGNAL-TO-NOISE RATIO

Signal-to-Noise Ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$\text{SNR} = (6.02N + 1.76) \text{ dB}$$

where N is the number of bits. Thus for ideal 8-bit converter, SNR = 50dB.

HARMONIC DISTORTION

Harmonic Distortion is the ratio of the rms sum of harmonics to the fundamental. For the AD7569, Total Harmonic Distortion (THD) is defined as

$$20 \log \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2, V_3, V_4, V_5 are the rms amplitudes of the individual harmonics.

INTERMODULATION DISTORTION

With inputs consisting of sine waves at two frequencies, f_a and f_b , any active device with nonlinearities will create distortion products, of order $(m+n)$, at sum and difference frequencies of $m f_a \pm n f_b$, where $m, n = 0, 1, 2, 3, \dots$. Intermodulation terms are those for which m or n is not equal to zero. For example, the second order terms include $(f_a + f_b)$ and $(f_a - f_b)$ and the third order terms include $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$ and $(f_a - 2f_b)$.

ORDERING INFORMATION¹


Relative Accuracy	Temperature Range and Package Options ²				
	Plastic (N-24) 0 to +70°C	Hermetic (Q-24) -25°C to +85°C	Hermetic (Q-24) -55°C to +125°C	PLCC (P-28A) 0 to +70°C	LCCC (E-28A) -55°C to +125°C
± 1	AD7569JN	AD7569AQ	AD7569SQ	AD7569JP	AD7569SE
$\pm 1/2$	AD7569KN	AD7569BQ	AD7569TQ	AD7569KP	AD7569TE

NOTE

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

²See Section 13 for package outline information.

PIN CONFIGURATIONS



PIN FUNCTION DESCRIPTION

(Pin Nos as Per DIP Pin Configuration)

PIN MNEMONIC DESCRIPTION

- | | | |
|---|---------------------|--|
| 1 | AGND _{DAC} | Analog Ground for the DAC. Separate ground return paths are provided for the DAC and ADC to minimize crosstalk. |
| 2 | V _{OUT} | Output Voltage. This is the buffered output voltage from the DAC. Four different output voltage ranges can be achieved (see Table I). |
| 3 | V _{SS} | Negative Supply Voltage (-5V for dual supply or 0V for single supply). This pin is also used with the RANGE pin to select the different input/output ranges and changes the data format from binary (V _{SS} = 0V) to 2s complement (V _{SS} = -5V) (see Table I). |

RANGE	V _{SS}	Input/Output Voltage Range	DB0-DB7 Data Format
0	0V	0 to +1.25V	Binary
1	0V	0 to +2.5V	Binary
0	-5V	±1.25V	2s Complement
1	-5V	±2.5V	2s Complement

Table I. Input/Output Ranges

- | | | |
|---|-------|---|
| 4 | RANGE | Range Selection Input. This is used with the V _{SS} input to select the different ranges as per Table I above. The range selected applies to both the analog input voltage of the ADC and the output voltage from the DAC. |
| 5 | RESET | Reset Input (Active Low). This is an asynchronous system reset which clears the DAC register to all 0s and clears the INT line of the ADC (i.e., makes the ADC ready for new conversion). In unipolar operation this input sets the output voltage to 0V; in bipolar operation it sets the output to negative full scale. |
| 6 | DB7 | Data Bit 7. Most Significant Bit (MSB). |

- | | | |
|------|---------|--|
| 7-11 | DB6-DB2 | Data Bit 6 to Data Bit 2. |
| 12 | DGND | Digital Ground. |
| 13 | DB1 | Data Bit 1. |
| 14 | DB0 | Data Bit 0. Least Significant Bit (LSB). |
| 15 | WR | Write Input (Edge triggered). This is used in conjunction with CS to write data into the DAC register. Data is transferred on the rising edge of WR. |

- | | | |
|----|----|---|
| 16 | CS | Chip Select Input (Active Low). The device is selected when this input is active. |
|----|----|---|

- | | | |
|----|----|--|
| 17 | RD | READ Input (Active Low). This input must be active to access data from the part. In the Mode 2 interface, RD going low starts conversion. It is used in conjunction with the CS input (see Digital Interface Section). |
|----|----|--|

- | | | |
|----|----|--|
| 18 | ST | Start Conversion (Edge triggered). This is used when precise sampling is required. The falling edge of ST starts conversion and drives BUSY low. The ST signal is not gated with CS. |
|----|----|--|

- | | | |
|----|------|--|
| 19 | BUSY | BUSY Status Output (Active Low). When this pin is active the ADC is performing a conversion. The input signal is held prior to the falling edge of BUSY (see Digital Interface Section). |
|----|------|--|

- | | | |
|----|-----|--|
| 20 | INT | INTERRUPT Output (Active Low). INT going low indicates that the conversion is complete. INT goes high on the rising edge of CS or RD and is also set high by a low pulse on RESET (see Digital Interface Section). |
|----|-----|--|

- | | | |
|----|-----|--|
| 21 | CLK | A TTL compatible clock signal may be used to determine the ADC conversion time. Internal clock operation is achieved by connecting a resistor and capacitor to ground. |
|----|-----|--|


- | | | |
|----|---------------------|----------------------------|
| 22 | AGND _{ADC} | Analog Ground for the ADC. |
|----|---------------------|----------------------------|

- | | | |
|----|-----------------|---|
| 23 | V _{IN} | Analog Input. Various input ranges can be selected (see Table I). |
|----|-----------------|---|


- | | | |
|----|-----------------|--------------------------------|
| 24 | V _{DD} | Positive Supply Voltage (+5V). |
|----|-----------------|--------------------------------|

NC = NO CONNECT

Typical Performance Graphs




Noise Spectral Density vs. Frequency




Power Supply Rejection Ratio vs. Frequency


3




Positive-Going Settling Time ($\pm 2.5V$ Range)



Negative-Going Settling Time ($\pm 2.5V$ Range)



DAC/ADC Full-Scale Temperature Coefficient



IMD Plot for ADC

CIRCUIT DESCRIPTION

D/A SECTION

The AD7569 contains an 8-bit, voltage-mode, D/A converter which uses eight equally weighted current sources switched into an R-2R ladder network to give a direct but unbuffered 0 to +1.25V output range. The current sources are fabricated using PNP transistors. These transistors allow current sources which are driven from positive voltage logic and give a zero-based output range. The output voltage from the voltage switching R-2R ladder network has the same positive polarity as the reference and therefore the D/A converter can be operated from a single power supply rail.

The eight PNP current sources are generated using the on-chip bandgap reference and a control amplifier. The current sources are switched to either the ladder or AGND_{DAC} by eight high-speed p-channel switches. These high-speed switches ensure a fast settling time for the output voltage of the DAC. The R-2R ladder network of the DAC consists of highly stable, thin-film resistors. The simplified circuit diagram for the AD7569 D/A converter section is shown in Figure 3. An identical D/A converter is used as part of the A/D converter which is discussed later.




Figure 3. DAC Simplified Circuit Diagram

OP AMP SECTION

The output from the D/A converter is buffered by a high-speed noninverting op amp. This op amp is capable of developing $\pm 2.5V$ across a $2k\Omega$ and $100pF$ load. The amplifier can be operated from a single +5V supply to give two unipolar output ranges or from dual supplies ($\pm 5V$) to allow two bipolar output ranges.

The feedback path of the amplifier contains a gain/offset network which provides four voltage ranges at the output of the op amp. The output voltage range is determined by the RANGE and V_{SS} inputs. (See Table I in the Pin Function Description section.) The four output ranges possible are: 0 to +1.25V, 0 to +2.5V, $\pm 1.25V$ and $\pm 2.5V$. It should be noted that whatever range is selected for the output amplifier also applies to the input voltage range of the A/D converter.

The output amplifier settles to within 1/2LSB of its final value in typically less than 500ns. Operating the part from single or dual supplies has no effect on the positive-going settling time. However, the negative-going output settling time to voltages near 0V in single supply will be slightly longer than the settling time to negative full scale for dual supply operation. Additionally, to ensure that the output voltage can go to 0V in single supply,

a transistor on the output acts as a passive pull-down with output voltages near 0V with $V_{SS} = 0V$. This means that the sink capability of the amplifier is reduced as the output voltage nears 0V in single supply. In dual supply operation the full sink capability of 1.25mA is maintained over the entire output voltage range.

For all other parameters the single and dual supply performances of the amplifier are essentially identical. The output noise from the amplifier with full scale on the DAC is $200\mu V$ peak-to-peak. The spot noise at 1kHz is $35nV/\sqrt{Hz}$ with all 0s on the DAC. A noise spectral density versus frequency plot for the amplifier is shown in the typical performance graphs.

VOLTAGE REFERENCE

The AD7569 contains an on-chip bandgap reference which provides a low noise, temperature compensated reference voltage for both the DAC and the ADC. The reference is trimmed for both absolute accuracy and temperature coefficient. The bandgap reference is generated with respect to the V_{DD} of the AD7569. It is buffered by a separate control amplifier for both the DAC and the ADC reference. This can be seen in the DAC ladder network configuration in Figure 3.

DIGITAL SECTION

The data pins on the AD7569 provide a connection between the external bus and both the DAC data inputs and ADC data outputs. The threshold levels of all digital inputs and outputs are compatible with either TTL or 5V CMOS levels. Internal input protection of all digital pins is achieved by on-chip distributed diodes.

The data format is straight binary when the part is used in single supply ($V_{SS} = 0V$). However, when a V_{SS} of $-5V$ is applied, the data format becomes 2s complement. This data format applies to the digital inputs of the DAC and the digital outputs of the ADC.

ADC SECTION

The analog-to-digital converter on the AD7569 uses the successive approximation technique to achieve a fast conversion time of $2\mu s$ and provide an 8-bit parallel digital output. The reference for the ADC is provided by the on-chip bandgap reference.

Conversion start is controlled by \overline{ST} or by \overline{CS} and \overline{RD} . Once a conversion has been started another conversion start should not be attempted until the conversion in progress is completed. Exercising the RESET input does not affect conversion; the RESET input resets the \overline{INT} line high which is useful in interrupt-driven systems where a READ has not been performed at the end of the previous conversion. The \overline{INT} line does not have to be cleared at the end of conversion. The ADC will continue to convert correctly but the function of the \overline{INT} line will be affected.

Figure 4 shows the operating waveforms for a conversion cycle. The analog input voltage, V_{IN} , is held 50ns typical after the falling edge of \overline{ST} or (\overline{CS} & \overline{RD}). The MSB decision is made approximately 50ns after the second falling edge of the input CLK following a conversion start. If t_1 in Figure 4 is greater than 50ns, then the falling edge of the input CLK will be seen as the first falling clock edge. If t_1 is less than 50ns, the first falling clock edge of the conversion will not occur until one clock cycle later. The succeeding bit decisions are made approximately 50ns after a CLK edge until conversion is complete. At the end of conversion, the SAR contents are transferred to the output latch and the SAR is reset in readiness for a new conversion. A single conversion lasts for 8 input clock cycles.




Figure 4. Operating Waveforms Using External Clock

ANALOG INPUT

The analog input of the AD7569 feeds into an on-chip track-and-hold amplifier. To accommodate different full-scale ranges, the analog input signal is conditioned by a gain/offset network which conditions all input ranges so that the internal ADC always works with a 0 to +1.25V signal. As a result, the input current on the V_{IN} input varies with the input range selected as shown in Figure 5.




Figure 5. Equivalent V_{IN} Circuit

TRACK-AND-HOLD

The track-and-hold (T/H) amplifier on the analog input of the AD7569 allows the ADC to accurately convert an input sine wave of 2.5V peak-to-peak amplitude up to a frequency of 200kHz, the Nyquist frequency of the ADC when operated at its maximum throughput rate of 400kHz. This maximum rate of conversion includes conversion time and time between conversions. Because the input bandwidth of the T/H amplifier is much larger than 200kHz, the input signal should be band-limited to avoid converting high-frequency noise components.

The operation of this T/H amplifier is essentially transparent to the user. The T/H amplifier goes from its tracking mode to its hold mode at the start of conversion. This occurs when the AD7569 ADC receives a conversion start command from either \overline{ST} or \overline{CS} & \overline{RD} . At the end of conversion (\overline{BUSY} going high) the T/H reverts back to tracking the input signal.

EXTERNAL CLOCK

The AD7569 ADC can be used with its on-chip clock or with an externally applied clock. When using an external clock the CLK input of the AD7569 may be driven directly from 74HC, 4000B series buffers (such as 4049) or from TTL buffers. When conversion is complete, the internal clock is disabled. The external clock can continue to run between conversions without being disabled. The mark/space ratio of the external clock can vary from 70/30 to 30/70.

INTERNAL CLOCK

Clock pulses are generated by the action of an internal current source charging the external capacitor (C_{CLK}) and this external capacitor discharging through the external resistor (R_{CLK}). When a conversion is complete, this internal clock stops operating and the CLK pin goes to the DGND potential. Connections for R_{CLK} and C_{CLK} are shown in the operating diagram of Figure 20. The nominal conversion time versus temperature for the recommended R_{CLK} and C_{CLK} combination is shown in Figure 6. The internal clock provides a convenient clock source for the AD7569. Due to process variations, the actual operating frequency for this R_{CLK}/C_{CLK} combination can vary from device to device by up to $\pm 25\%$.




Figure 6. Conversion Time vs. Temperature for Internal Clock Operation

DIGITAL INTERFACE

DAC Timing and Control

Table II shows the truth table for DAC operation for the AD7569. The part contains an 8-bit DAC register which is loaded from the data bus under control of \overline{CS} and \overline{WR} . The data contained in the DAC register determines the analog output from the DAC. The \overline{WR} input is an edge-triggered input and data is transferred into the DAC register on the rising edge of \overline{WR} . Holding \overline{CS} and \overline{WR} low does not make the DAC register transparent.

\overline{CS}	\overline{WR}	\overline{RESET}	DAC Function
H	H	H	DAC Register Unaffected
L	L	H	DAC Register Unaffected
L	\uparrow	H	DAC Register Updated
\uparrow	L	H	DAC Register Updated
X	X	L	DAC Register Loaded with All Zeros

L = Low State H = High State X = Don't Care

Table II. DAC Truth Table

The contents of the DAC register are reset to all 0s by an active low pulse on the \overline{RESET} line and for the unipolar output ranges the output remains at 0V after \overline{RESET} returns high. For the bipolar output ranges a low pulse on \overline{RESET} causes the output to go to negative full scale. In unipolar applications the \overline{RESET} line can be used to ensure power-up to 0V on the AD7569 DAC output and is also useful when used as a zero override in system calibration cycles. If the \overline{RESET} input is connected to the system

RESET line, then the DAC output resets to 0V when the entire system is reset. Figure 7 shows the input control logic for the AD7569 DAC and the write cycle timing diagram is shown in Figure 8.





Figure 7. DAC Input Control Logic



- NOTES
 1. ALL INPUT RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. $t_n = t_r = t_f = 5ns$
 2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{INH} + V_{INL}}{2}$

Figure 8. Write Cycle Timing Diagram

ADC TIMING AND CONTROL

The ADC on the AD7569 is capable of two basic operating modes. In the first mode the \overline{ST} line is used to start conversion and drive the track-and-hold into hold mode. At the end of conversion the track-and-hold returns to its tracking mode. The second mode is achieved by hard-wiring the \overline{ST} line high. In this case, CS and RD start conversion and the microprocessor is driven into a WAIT state for the duration of conversion by BUSY.





Figure 9. ADC Mode 1 Interface Timing

MODE 1 INTERFACE

The timing diagram for the first mode is shown in Figure 9. It can be used in digital signal processing and other applications where precise sampling in time is required. In these applications it is important that the signal sampling occurs at exactly equal intervals to minimize errors due to sampling uncertainty or jitter. In these cases the \overline{ST} line is driven by a timer or some precise clock source.

The falling edge of the \overline{ST} pulse starts conversion and drives the AD7569 track-and-hold amplifier into its hold mode. \overline{BUSY} stays low for the duration of conversion and returns high at the end of conversion and the track-and-hold amplifier reverts to its tracking mode on this rising edge of \overline{BUSY} . The \overline{INT} line can be used to interrupt the microprocessor. A READ to the AD7569 address accesses the data and the \overline{INT} line is reset on the rising edge of \overline{CS} or \overline{RD} . Alternatively the \overline{INT} can be used to trigger a pulse which drives the \overline{CS} and \overline{RD} and places the AD7569 data into a FIFO or buffer memory. The microprocessor can then read a batch of data from the FIFO or buffer memory at some convenient time. The \overline{ST} input should not be high when \overline{RD} is brought low otherwise the part will not operate correctly in this mode.

It is important, especially in systems where the conversion start (\overline{ST} pulse) is asynchronous to the microprocessor, that a READ does not occur during a conversion. Trying to read data from the device during a conversion can cause errors to the conversion in progress. Also, pulsing the \overline{ST} line a second time before conversion end should be avoided since it too can cause errors in the conversion result. In applications where precise sampling is not critical the \overline{ST} pulse can be generated from a microprocessor \overline{WR} or \overline{RD} line gated with a decoded address (different to AD7569 \overline{CS} address).



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 10. Multichannel Inputs

This interface mode is also useful in applications where a number of input channels are required to be converted by the AD7569 ADC. Figure 10 shows the circuit configuration for such an application. The signal which drives the \overline{ST} input of the AD7569 is also used to drive the ENABLE input of the multiplexer. The multiplexer is enabled on the rising edge of the \overline{ST} pulse while the input signal is held on the falling edge. Therefore, the signal must have settled to within 8 bits over the duration of this \overline{ST} pulse. The settling time, including t_{ON} (ENABLE) of the multiplexer plus the T/H acquisition time (typically 200ns), thus determines the width of the \overline{ST} pulse. This is suited to applications where a number of input channels need to be successively sampled or scanned.

MODE 2 INTERFACE

The second interface mode is intended for use with microprocessors which can be forced into a WAIT state for at least 2μs. The \overline{ST} line of the AD7569 must be hard-wired high to achieve this mode. The microprocessor starts a conversion and is halted

until the result of the conversion is read from the converter. Conversion is initiated by executing a memory READ to the AD7569 address, bringing \overline{CS} and \overline{RD} low. \overline{BUSY} subsequently goes low (forcing the microprocessor READY or WAIT input low), placing the microprocessor into a WAIT state. The input signal is held on the falling edge of \overline{RD} (assuming \overline{CS} is already low or is co-incident with \overline{RD}). When the conversion is complete (\overline{BUSY} goes high), the processor completes the memory READ and acquires the newly converted data. While conversion is in progress, the ADC places old data (from the previous conversion) on the data bus. The timing diagram for this interface is shown in Figure 11.




Figure 11. ADC Mode 2 Interface Timing

The major advantage of this interface is that it allows the microprocessor to start conversion, WAIT and then READ data with a single READ instruction. The user does not have to worry about servicing interrupts or ensuring that software delays are long enough to avoid reading during conversion. The fast conversion time of the AD7569 ensures that for many microprocessors, the processor is not placed in a WAIT state for an excessive amount of time.

DIGITAL SIGNAL PROCESSING APPLICATIONS

In Digital Signal Processing (DSP) application areas like voice recognition, echo cancellation and adaptive filtering, the dynamic characteristics (SNR, Harmonic Distortion, Intermodulation Distortion) of both the ADC and DAC are critical. The AD7569 is specified dynamically as well as with standard D.C. specifications. Because the track/hold amplifier has a wide bandwidth, an anti-aliasing filter should be placed on the V_{IN} input to avoid aliasing of high-frequency noise back into the band of interest.

The dynamic performance of the ADC is evaluated by applying a sine-wave signal of very low distortion to the V_{IN} input which is sampled at a 409.6kHz sampling rate. A Fast Fourier Transform (FFT) plot or Histogram plot is then generated from which SNR, harmonic distortion and dynamic differential nonlinearity data can be obtained. For the DAC, the codes for an ideal sine wave are stored in PROM and loaded down to the DAC. The output spectrum is analyzed, using a spectrum analyzer to evaluate

SNR and harmonic distortion performance. Similarly, for inter-modulation distortion, an input (either to V_{IN} or DAC code) consisting of pure sine waves at two frequencies is applied to the AD7569.




Figure 12. ADC FFT Plot

Figure 12 shows a 2048 point FFT plot of the AD7569 ADC with an input signal of 130kHz. The SNR is 48.4dB. It can be seen that most of the harmonics are buried in the noise floor. It should be noted that the harmonics are taken into account when calculating the SNR. The relationship between SNR and resolution(N) is expressed by the following equation:

$$\text{SNR} = (6.02N + 1.76)\text{dB}$$

This is for an ideal part with no differential or integral linearity errors. These errors will cause a degradation in SNR. By working backwards from the above equation, it is possible to get a measure of ADC performance expressed in effective number of bits (N). This effective number of bits is plotted versus frequency in Figure 13. The effective number of bits typically falls between 7.7 and 7.8 corresponding to SNR figures of 48.1 and 48.7dB.

Figure 14 shows a spectrum analyzer plot of the output spectrum from the AD7569 DAC with an ideal sine-wave table loaded to the data inputs of the DAC. In this case, the SNR is 46dB.




Figure 13. Effective Number of Bits vs. Frequency




Figure 14. DAC Output Spectrum

HISTOGRAM PLOT

When a sine wave of specified frequency is applied to the V_{IN} input of the AD7569 and several thousand samples are taken, it is possible to plot a histogram showing the frequency of occurrence of each of the 256 ADC codes. If a particular step is wider than the ideal 1LSB width, then the code associated with that step will accumulate more counts than for the code for an ideal step. Likewise, a step narrower than ideal width will have fewer counts. Missing codes are easily seen because a missing code means zero counts for a particular code. The absence of large spikes in the plot indicates small differential nonlinearity.

Figure 15 shows a histogram plot for the AD7569 indicating very small differential nonlinearity and no missing codes for an input frequency of 204kHz. For a sine-wave input, a perfect ADC would produce a cusp probability density function described by the equation

$$p(V) = \frac{1}{(A^2 - V^2)^{1/2}}$$

where A is the peak amplitude of the sine wave and $p(V)$ the probability of occurrence at a voltage V .

The histogram plot of Figure 15 corresponds very well with this cusp shape.

Further typical plots of the performance of the AD7569 are shown in the Typical Performance Graphs section of the data sheet.




Figure 15. ADC Histogram Plot

INTERFACING THE AD7569

AD7569 – Z80 INTERFACE

Figure 16 shows an AD7569 interface to the Z80 microprocessor. The AD7569 ADC is configured for operation in the Mode 1 interface mode. A precise timer or clock source starts conversion in applications requiring equidistant sampling intervals. The scheme used, whereby \overline{INT} of the AD7569 generates an interrupt on the Z80, is limited in that it does not allow the AD7569 to be sampled at the maximum rate. This is because the time between samples has to be long enough to allow the Z80 to service its interrupt and read data from the AD7569 ADC. To overcome this, some buffer memory or FIFO could be placed between the AD7569 and the Z80. Writing data to the AD7569 DAC simply consists of a $\langle LD, (nn), A \rangle$ instruction where nn is the decoded address for the AD7569. Reading data from the AD7569 ADC, after an \overline{INT} has been received, consists of a $\langle LDA, (nn) \rangle$ instruction.




Figure 16. AD7569 to Z80 Interface




Figure 17. AD7569 to 68008 Interface

AD7569-68008 INTERFACE

A typical interface to the 68008 is shown in Figure 17. In this case the ADC on the AD7569 is configured in the Mode 2 interface mode. This means that the one read instruction starts conversion and reads the data. The read cycle is stretched out over the entire conversion period by taking the \overline{INT} line back into the \overline{DTACK} input of the 68008. The additional gates are required so that the 68008 gets a \overline{DTACK} when the processor is writing data to the AD7569. In this case there are no wait states introduced into the write cycle. Writing data to the AD7569 DAC consists of a $\langle MOVE.B Dn, addr \rangle$ where Dn is the data register which contains the data to be loaded to the DAC and $addr$ is the decoded address for the AD7569. Data is read from the AD7569 using a $\langle MOVE.B addr, Dn \rangle$ with the conversion result placed in register Dn .




Figure 18. AD7569 to ADSP-2100 Interface

AD7569 – ADSP2100 INTERFACE

Figure 18 shows an interface for the AD7569 to the DSP processor, the ADSP-2100. The AD7569 ADC is in the Mode 2 interface mode which means that the ADSP-2100 is halted during conversion. This is achieved using the decoded address output. This is gated with DMWR to ensure that it halts the processor for READ instructions only. INT going low at the end of conversion releases the processor and allows it to finish off the READ instruction.

Because the instruction cycle of the ADSP-2100 is so fast (125ns cycle) the DMWR pulse has to be stretched also for write cycles. This is achieved using the 74121 which generates a pulse which is fed back to DMACK. The duration of this pulse determines how long the ADSP-2100 write cycle is stretched. The buffers which drive the DMACK line must have open-collector outputs. Data is read from the AD7569 ADC using a single instruction <MRO = DM (addr)> where addr is the decoded address for the AD7569 and the conversion result is placed in the MRO data register. Writing data to the AD7569 DAC is achieved using a single instruction also, <DM (addr) = MRO> where MRO contains the data to be loaded to the DAC register of the AD7569.

AD7569 – IBM PC* INTERFACE

The AD7569 is ideal for implementing an analog input/output port for the IBM PC. Figure 19 shows an interface which realizes this function. The AD7569 ADC is configured in the Mode 1 interface mode and conversions are initiated using a precise clock source for equidistant sampling intervals. At the end of conversion the INT line goes low, and the 74121 generates a




Figure 19. AD7569 to IBM PC Interface

*IBM PC is a trademark of International Business Machines Corp.

RD pulse for the AD7569. This RD pulse accesses data from the AD7569 and places the conversion result into a register on the 74646. The rising edge of this pulse generates an interrupt request to the processor. The conversion result is read from the 74646 register by performing an I/O read to the decoded address of the 74646. Writing data to the AD7569 DAC involves an I/O write to the 74646 which transfers the data to the data inputs of the AD7569. Data is latched into the AD7569 DAC register on the rising edge of IOW.

APPLYING THE AD7569 DAC

An internal gain/offset network on the AD7569 allows several output voltage ranges. The part can produce unipolar output ranges of 0 to +1.25V or 0 to +2.5V and bipolar output ranges of -1.25V to +1.25V or -2.5V to +2.5V. Connections for these various output ranges are outlined below.

3

UNIPOLAR (0 to +1.25V) CONFIGURATION

The first of the configurations provides an output voltage range of 0 to +1.25V. This is achieved by tying the VSS and RANGE inputs to AGND_{DAC}(=0V). Figure 20 shows the configuration of the AD7569 to achieve this output range while the table for output voltage versus the digital code in the DAC register is shown in Table III.




Figure 20. AD7569 Unipolar (0 to +1.25V) Operation

DAC Register Contents		Analog Output, V _{OUT}
MSB	LSB	
1111	1111	+V _{REF} (255/256)
1000	0001	+V _{REF} (129/256)
1000	0000	+V _{REF} (128/256) = +V _{REF} /2
0111	1111	+V _{REF} (127/256)
0000	0001	+V _{REF} (1/256)
0000	0000	0V

NOTE: 1LSB = (V_{REF})(2⁻⁸) = V_{REF}(1/256); V_{REF} = +1.25V Nominal

Table III. Unipolar (0 to +1.25V) Code Table

UNIPOLAR (0 to +2.5V) CONFIGURATION

The 0 to +2.5V output voltage range is achieved by tying V_{SS} to $AGND_{DAC}(=0V)$ and the RANGE input to V_{DD} . The table for output voltage versus digital code is as in Table III, with $2 \cdot V_{REF}$ replacing V_{REF} . Note that for this range

$$1LSB = 2 \cdot V_{REF} (2^{-8}) = V_{REF} \frac{1}{128}$$

BIPOLAR (-1.25V to +1.25V) CONFIGURATION

The first of the bipolar configurations is achieved by tying the RANGE input to $AGND_{DAC}(=0V)$ and V_{SS} to $-5V$. The V_{SS} voltage level at which the AD7569 changes to bipolar operation is approximately $-1V$. When the AD7569 is configured for bipolar outputs the input coding becomes 2s complement. The table for output voltage versus the digital code in the DAC register is shown in Table IV. Note that, as with the unipolar configuration, a digital input code of all 0s produces an output of 0V. It should be noted, however, that a low pulse on the RESET line for the bipolar ranges sets the output voltage to negative full scale.

DAC Register Contents MSB LSB	Analog Output, V_{OUT}
0111 1111	$+V_{REF} \left(\frac{127}{128} \right)$
0000 0001	$+V_{REF} \left(\frac{1}{128} \right)$
0000 0000	0V
1111 1111	$-V_{REF} \left(\frac{1}{128} \right)$
1000 0001	$-V_{REF} \left(\frac{127}{128} \right)$
1000 0000	$-V_{REF} \left(\frac{128}{128} \right) = -V_{REF}$

NOTE: $1LSB = (V_{REF})(2^{-7}) = V_{REF} (1/128)$

Table IV. Bipolar (-1.25V to +1.25V) Code Table

BIPOLAR (-2.5V to +2.5V) CONFIGURATION

The $-2.5V$ to $+2.5V$ bipolar output range is achieved by tying the RANGE input to V_{DD} and the V_{SS} input to $-5V$. Once again, the input coding is 2s complement. The table for output voltage versus digital code is as in Table IV with $2 \cdot V_{REF}$ replacing V_{REF} . Note that for this range

$$1LSB = 4 \cdot V_{REF} (2^{-8}) = V_{REF} \frac{1}{64}$$

APPLYING THE AD7569 ADC

The analog input on the AD7569 accepts the same four input ranges as the output ranges on the DAC. Whatever output range is selected for the DAC also applies to the input range of the ADC.

Although separate AGNDs exist for both the DAC and ADC to minimize crosstalk, writing data to the DAC while the ADC is performing a conversion may result in an incorrect conversion from the ADC due to an interaction of currents between the DAC and ADC. Therefore, to ensure correct operation of the ADC, the DAC register should not be updated while the ADC is converting.

UNIPOLAR OPERATION

The circuit of Figure 20 shows the AD7569 configured for both an input and output range of 0 to +1.25V. The nominal transfer characteristic for this range is shown in Figure 21. The output code is Natural Binary with $1LSB = (1.25/256)V = 4.88mV$.

As before, to achieve the unipolar 0 to +2.5V input range V_{SS} is connected to 0V and the RANGE input is tied to a logic high. The nominal transfer characteristic is as in Figure 21 but in this case $1LSB = (2.5/256)V = 9.76mV$.




Figure 21. Nominal Transfer Characteristic for Unipolar (0 to +1.25V) Operation




Figure 22. Nominal Transfer Characteristic for Bipolar (-1.25V to +1.25V) Operation

BIPOLAR OPERATION

The analog input of the AD7569 ADC is configured for bipolar inputs when $V_{SS} = -5V$. The output code provided by the AD7569 is 2s complement. Figure 22 shows the transfer function for bipolar ($-1.25V$ to $+1.25V$) operation. The LSB size for this range is $(2.5/256)V = 9.76mV$.


The transfer function for the $-2.5V$ to $+2.5V$ range is identical to that of Figure 22 but now $FS = 5V$ and the LSB size is $(5/256)V = 19.5mV$.

ADC OFFSET AND FULL-SCALE ERROR ADJUSTMENT

In most Digital Signal Processing (DSP) applications, offset and full-scale error have little or no effect on system performance. A typical example is a digital filter, where an ac analog signal is quantized by the ADC, digitally processed and recreated using the DAC. In these type of applications the offset error can be eliminated by ac coupling the recreated signal. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. An important parameter in DSP applications is Differential Nonlinearity and this is not affected by either offset or full-scale error.

In applications where absolute accuracy is important then ADC offset and full-scale error can be adjusted to zero. Figure 23 shows the additional components required for offset and full-scale error adjustment. Offset error must be adjusted before full-scale error. Zero offset is achieved by adjusting the offset of the op amp driving V_{IN} (i.e., A1 in Figure 23). In unipolar applications, for zero offset error, apply $1/2LSB$ at the analog input and adjust the op amp offset voltage until the ADC output code flickers between 0000 0000 and 0000 0001. For zero full-scale error apply an analog input of $FS - 3/2LSBs$ and adjust R1 until the ADC output code flickers between 1111 1110 and 1111 1111.

In bipolar applications, to adjust for bipolar zero offset apply $-1/2LSB$ at the analog input and adjust the op amp offset voltage until the output code flickers between 1111 1111 and 0000 0000. For zero full-scale error apply $+FS/2 - 3/2LSB$ at the analog input and adjust R1 until the ADC output code flickers between 01111110 and 0111 1111.



*ADDITIONAL PINS OMITTED FOR CLARITY
**FOR UNIPOLAR RANGES THIS CAN BE O/C WITH $R_m = 270\Omega$

Figure 23. ADC Error Adjust Circuit

PEAK DETECTION

The circuit of Figure 24 shows a peak-reading A/D converter which is useful in such applications as monitoring flow rates, temperature, pressure, etc. The circuit ensures that a peak will not be missed while at the same time does not require the microprocessor system to frequently monitor the data. The peak value is stored in the A/D converter and can be read at any time.

The gain pot on the AD521 instrumentation amplifier is adjusted so that a zero to full-scale input signal yields a 0 to $+2.5V$ output at Pin 7 of the AD521. When the input signal exceeds the current stored value, the output of the TL311 goes low, triggering the Q output of the 74121. This low-going pulse starts a conversion on the AD7569 ADC and at the end of conversion latches the result into the DAC. This pulse must be at least 120ns greater than the conversion time of the ADC.

The additional gates on the \overline{RD} and \overline{WR} inputs are to allow the data to be read by the microprocessor while at the same time




Figure 24. Peak-Reading A/D Converter

ensuring that the DAC is not updated when the microprocessor reads the data. It may be necessary to monitor the AD7569 \overline{BUSY} line to ensure that a processor READ is not attempted while the AD7569 is in the middle of a conversion. The READ pulse width from the processor must be less than $1\mu s$ to ensure correct data is read from the ADC. A low-going pulse on the \overline{RESET} line resets the DAC output to 0V and starts a new "peak-detection" period. This RESET pulse must also be less than $1\mu s$.

AD7569 IN DISK DRIVE APPLICATION


The AD7569, with its on-chip ADC and DAC, is ideally suited for disk drive applications. Most of these applications require a DAC for positioning of the disk drive head and an ADC in a feedback path for monitoring the position of the head. The AD7569 can operate from a single $+5V$ supply which is important since most disk drive applications have only a $+5V$ and $+12V$ supply available.

The DAC on the AD7569 normally provides a zero-based programmable output voltage range to drive the motor circuitry. Some applications, like voice-coil motors, require an output voltage which sits at some dc bias. The ADC will also need to handle input signals which sit on a dc bias. The circuit of Figure 25 shows how the input and output of the AD7569 can be conditioned using external op amps to provide an "offset GND" system.

An alternative is to bias up the $AGND_{DAC}$ and $AGND_{ADC}$ inputs. These can be biased up above GND and in the case of the DAC, the output voltage, V_{OUT} , will now be expressed as

$$V_{OUT} = AGND_{DAC} + D.V_{REF}$$

However, the range over which the AGND pins can be biased above DGND (or system GND) is limited to about 0.7V. Additionally, these AGND inputs must be driven from a low impedance source.



*ADDITIONAL PINS OMITTED FOR CLARITY
 $V_I = V_{BIAS TO (V_{BIAS} + 2.5V)}$
 $V_O = V_{BIAS TO (V_{BIAS} + 2.5V)}$

Figure 25. AD7569 with Biased Input and Output

ANALOG DELAY LINE

In many applications, especially in audio systems, it is necessary to provide a delay on the input signal. The circuit of Figure 26 shows how a simple analog delay line can be implemented based on the AD7569. The input signal is sampled using the AD7569 ADC and converted data is loaded into the 6116 ($2K \times 8$ static ram). The inverted input clock drives a counter which selects the address for the 6116. The delay is selected by choosing one of the output lines of the HCT4040 counter to reset the counter. This can be done using a simple switch in a manual system or by a multiplexer in a programmable delay application. Data is written to the DAC using the inverted input clock signal.




Figure 26. Analog Delay Line

On initial start-up the output voltage, V_O , will be invalid until the length of the delay is reached (i.e., until the counter is reset). From here on the delayed data is read from the 6116 and loaded to the DAC before the newly converted data is written into the same memory location. The input clock to the system can be a square wave of maximum input frequency 200kHz (assuming $2\mu\text{s}$ conversion time for the ADC). The mark/space ratio of the input clock can be varied to maximize the sampling frequency if required. The clock low time has to be equal to the conversion time and access time of the ADC plus the setup time required for the 6116. The clock high time has only to be equal to the setup time for the DAC plus the delay time through the counter and the access time of the 6116.

The amount of memory used, as well as the sampling frequency, determines the maximum possible delay. Using the HCT4040

and the 6116 with an input clock frequency of 200kHz, the maximum delay is 5ms on a maximum input frequency of 100kHz. Using 64K memory, with an 8kHz input clock frequency the maximum delay is 8 seconds on a maximum input frequency of 4kHz.

TRANSIENT RECORDER

The scheme just outlined can also form the basis for a transient recorder. In this case transients on the input signal are converted and stored in memory. The transient can then be recalled from memory at a later time and the transient waveform can be recreated using the AD7569 DAC.

INFINITE SAMPLE-AND-HOLD

The AD7569 is ideal for implementing a single-chip infinite sample-and-hold function. Basically, the ADC samples and converts the input signal into an 8-bit digital word. The 8 bits of data are then loaded to the DAC and the sampled value is restored to analog form. The sampled value is held until the DAC register is updated. The full-scale matching between the ADC and the DAC on the AD7569 ensures a typical error of less than 1% between the analog input voltage and the "held" output voltage. Figure 27 shows the connections required on the AD7569 to achieve this infinite sample-and-hold function.





Figure 27. Infinite Sample-and-Hold

FEATURES

12-Bit Resolution and Accuracy
Fast Conversion Time
 AD7572XX05: 5 μ s
 AD7572XX12: 12.5 μ s
Complete with On-Chip Reference
Fast Bus Access Time: 90ns
Low Power: 135mW
Small, 0.3", 24-pin Package

AD7572 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7572 is a complete, 12-bit ADC that offers high-speed performance combined with low, CMOS power levels. The AD7572 uses an accurate, high-speed DAC and comparator in a successive-approximation loop to achieve a fast conversion time. An on-chip, buried zener diode provides a stable reference voltage to give low drift performance over the full temperature range and the specified accuracy is achieved without any user trims. An on-chip clock circuit is provided, which may be used with a crystal for stand-alone operation, or the clock input may be driven from an external clock source such as a divided-down microprocessor clock. The only other external components required for basic operation of the AD7572 are decoupling capacitors for the supply voltages and reference output.

The AD7572 has a high-speed digital interface with three-state data outputs and can operate under the control of standard microprocessor Read (RD) and decoded address (CS) signals. Interface timing is sufficiently fast to allow the AD7572 to operate with most popular microprocessors, with three-state enable times of only 90ns and bus relinquish times of 75ns.

The AD7572 is fabricated in Analog Devices Linear Compatible CMOS process (LC²MOS), an advanced, all ion-implanted process that combines fast CMOS logic and linear, bipolar circuits on a single chip, thus achieving excellent linear performance while still retaining low CMOS power levels.

The AD7572 is available in both 0.3" wide, 24-pin DIPs and in 28-terminal surface mount packages.

PRODUCT HIGHLIGHTS

1. Fast, 5 μ s and 12.5 μ s conversion times make the AD7572 ideal for a wide range of applications in telecommunications, sonar and radar signal processing or any wideband data acquisition system.
2. On-chip buried-zener reference has temperature coefficient as low as 25ppm/ $^{\circ}$ C, giving low full-scale drift over the operating temperature range.
3. Stable DAC and comparator give excellent linearity and low zero error over the full temperature range.
4. Fast, easy-to-use digital interface has three-state bus access times of 90ns and bus relinquish times of 75ns, allowing the AD7572 to interface to most popular microprocessors.
5. LC²MOS circuitry gives low power drain (135mW) from +5, -15 volt supplies.
6. 24-pin 0.3" package offers space saving over parts in 28-pin 0.6" DIP.

SPECIFICATIONS

($V_{DD} = 5V \pm 5\%$, $V_{SS} = -15V \pm 5\%$, $f_{CLK} = 2.5\text{MHz}$ for AD7572XX05, 1MHz for AD7572XX12.
All Specifications T_{min} to T_{max} unless otherwise noted. Specifications apply to Slow Memory Mode).

Parameter	J, A, S Versions ¹	K, B, T Versions	L, U Versions	U Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	12	12	12	12	Bits	
Integral Nonlinearity @ +25°C	±1	±1	±1/2	±1/2	LSB max	
T_{min} to T_{max}	±1	±1	±1/2	±3/4	LSB max	
Differential Nonlinearity	±1	±1	±1	±1	LSB max	
Minimum Resolution for which no Missing Codes are Guaranteed	12	12	12	12	Bits	
Offset Error @ +25°C	±4	±3	±3	±3	LSB max	
T_{min} to T_{max}	±6	±5	±4	±4	LSB max	Typical Change over Temp is ±1LSB
Full Scale (FS) Error ² @ +25°C	±15	±10	±10	±10	LSB max	$V_{DD} = 5V$; $V_{SS} = -15V$; FS = 5V
Full Scale TC ^{3,4}	45	25	25	25	ppm/°C max	Ideal Last Code Transition = FS - 3/2LSBs
ANALOG INPUT						
Input Voltage Range	0 to +5	0 to +5	0 to +5	0 to +5	Volts	For Bipolar Operation See Figures 10 & 12
Input Current	3.5	3.5	3.5	3.5	mA max	
INTERNAL REFERENCE VOLTAGE						
V_{REF} Output @ +25°C	-5.2/-5.3	-5.2/-5.3	-5.2/-5.3	-5.2/-5.3	V min/V max	-5.25V ±1%
V_{REF} Output TC	40	20	20	20	ppm/°C typ	
Output Current Sink Capability	550	550	550	550	µA max	External Load Should Not Change During Conversion
POWER SUPPLY REJECTION						
V_{DD} Only	±1/2	±1/2	±1/2	±1/2	LSB typ	FS Change, $V_{SS} = -15V$ $V_{DD} = +4.75V$ to $+5.25V$
V_{SS} Only	±1/2	±1/2	±1/2	±1/2	LSB typ	FS Change, $V_{DD} = 5V$ $V_{SS} = -14.25V$ to $-15.75V$
LOGIC INPUTS						
CS, RD, HBEN, CLK IN						
V_{INL} , Input Low Voltage	+0.8	+0.8	+0.8	+0.8	V max	$V_{DD} = 5V \pm 5\%$
V_{INH} , Input High Voltage	+2.4	+2.4	+2.4	+2.4	V min	
C_{IN}^5 , Input Capacitance	10	10	10	10	pF max	
CS, RD, HBEN						
I_{IN} , Input Current	±10	±10	±10	±10	µA max	$V_{IN} = 0$ to V_{DD}
CLK IN						
I_{IN} , Input Current	±20	±20	±20	±20	µA max	$V_{IN} = 0$ to V_{DD}
LOGIC OUTPUTS						
D11-D0/8, BUSY, CLK OUT						
V_{OL} , Output Low Voltage	+0.4	+0.4	+0.4	+0.4	V max	$I_{SINK} = 1.6\text{mA}$
V_{OH} , Output High Voltage	+4.0	+4.0	+4.0	+4.0	V min	$I_{SOURCE} = 200\mu\text{A}$
D11-D0/8						
Floating State Leakage Current	±10	±10	±10	±10	µA max	
Floating State Output Capacitance ⁵	15	15	15	15	pF max	
CONVERSION TIME						
AD7572XX05						
Synchronous Clock	5	5	5	5	µs max	$f_{CLK} = 2.5\text{MHz}$. See Under Control Inputs Synchronization
Asynchronous Clock	4.8/5.2	4.8/5.2	4.8/5.2	4.8/5.2	µs min/max	
AD7572XX12						
Synchronous Clock	12.5	12.5	12.5	12.5	µs max	$f_{CLK} = 1\text{MHz}$
Asynchronous Clock	12/13	12/13	12/13	12/13	µs min/µs max	
POWER REQUIREMENTS						
V_{DD}	+5	+5	+5	+5	V NOM	±5% for Specified Performance
V_{SS}	-15	-15	-15	-15	V NOM	±5% for Specified Performance
I_{DD}^6	7	7	7	7	mA max	$\overline{CS} = \overline{RD} = V_{DD}$, $A_{IN} = 5V$
I_{SS}^6	12	12	12	12	mA max	$\overline{CS} = \overline{RD} = V_{DD}$, $A_{IN} = 5V$
Power Dissipation	135	135	135	135	mW typ	
	215	215	215	215	mW max	

NOTES

¹Temperature range as follows: J, K, L Versions; 0 to +70°C.

A, B, C Versions; -25°C to +85°C.

S, T, U Versions; -55°C to +125°C.

²Includes internal voltage reference error.

³Full-Scale TC = $\Delta\text{FS}/\Delta T$, where ΔFS is Full-Scale change from $T_A = +25^\circ\text{C}$ to T_{min} or T_{max} .

⁴Includes internal voltage reference drift.

⁵Sample tested to ensure compliance.

⁶Power supply current is measured when AD7572 is inactive, i.e., $\overline{CS} = \overline{RD} = \overline{BUSY} = \text{HIGH}$.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹ ($V_{DD} = 5V, V_{SS} = -15V$)

Parameter	Limit at +25°C (All Grades)	Limit at T_{min}, T_{max} (J, K, L, A, B, C Grades)	Limit at T_{min}, T_{max} (S, T, U Grades)	Units	Conditions/Comments
t_1	0	0	0	ns min	\overline{CS} to \overline{RD} Setup Time
t_2	190	230	270	ns max	\overline{RD} to \overline{BUSY} Propagation Delay
t_3^2	90	110	120	ns max	Data Access Time after $\overline{RD}, C_L = 20pF$
	125	150	170	ns max	Data Access Time after $\overline{RD}, C_L = 100pF$
t_4	t_3	t_3	t_3	ns min	\overline{RD} Pulse Width
t_5	0	0	0	ns min	\overline{CS} to \overline{RD} Hold Time
t_6^2	70	90	100	ns max	Data Setup Time after \overline{BUSY}
t_7^3	20	20	20	ns min	Bus Relinquish Time
	75	85	90	ns max	
t_8	0	0	0	ns min	HBEN to \overline{RD} Setup Time
t_9	0	0	0	ns min	HBEN to \overline{RD} Hold Time
t_{10}	200	200	200	ns min	Delay Between Successive Read Operations

3

NOTES

¹Timing Specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with $t_r = t_f = 5ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.

² t_3 and t_6 are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.

³ t_7 is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.

Specifications subject to change without notice.




Figure 1. Load Circuits for Access Time




Figure 2. Load Circuits for Output Float Delay

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise noted)

V_{DD} to DGND	-0.3V to +7V
V_{SS} to DGND	+0.3V to -17V
AGND to DGND	-0.3V, $V_{DD} + 0.3V$
AIN to AGND	-15V to +15V
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
Digital Output Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
Operating Temperature Range	
Commercial (J, K, L Versions)	0 to +70°C
Industrial (A, B, C Versions)	-25°C to +85°C
Extended (S, T, U Versions)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C
Power Dissipation (Any Package) to +75°C	1,000mW
Derates above +75°C by	10mW/°C

*Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



ORDERING INFORMATION¹

CONVERSION TIME = 5 μ s

Temperature Range and Package Options²

Accuracy Grade	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-24)	Hermetic³ (Q-24)	Hermetic³ (Q-24)
± 1 LSB	AD7572JN05	AD7572AQ05	AD7572SQ05
± 1 LSB	AD7572KN05	AD7572BQ05	AD7572TQ05
$\pm 1/2$ LSB	AD7572LN05	AD7572CQ05	AD7572UQ05
	PLCC⁴ (P-28A)		LC⁵ (E-28A)
± 1 LSB	AD7572JP05		AD7572SE05
± 1 LSB	AD7572KP05		AD7572TE05
$\pm 1/2$ LSB	AD7572LP05		AD7572UE05

CONVERSION TIME = 12 μ s

Temperature Range and Package Options²

Accuracy Grade	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-24)	Hermetic³ (Q-24)	Hermetic³ (Q-24)
± 1 LSB	AD7572JN12	AD7572AQ12	AD7572SQ12
± 1 LSB	AD7572KN12	AD7572BQ12	AD7572TQ12
$\pm 1/2$ LSB	AD7572LN12	AD7572CQ12	AD7572UQ12
	PLCC⁴ (P-28A)		LC⁵ (E-28A)
± 1 LSB	AD7572JP12		AD7572SE12
± 1 LSB	AD7572KP12		AD7572TE12
$\pm 1/2$ LSB	AD7572LP12		AD7572UE12

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet.


²See Section 13 for package outline information.

³Analog Devices reserves the right to ship either ceramic (package outline D-24A) or cerdip hermetic (package outline Q-24) packages.

⁴PLCC: Plastic Leaded Chip Carrier.

⁵LC⁵: Leadless Ceramic Chip Carrier.

PIN CONFIGURATIONS



PIN FUNCTION DESCRIPTION (DIP PACKAGE)

PIN	MNEMONIC	DESCRIPTION
1	AIN	Analog Input.
2	V _{REF}	Voltage Reference Output. The AD7572 has its own internal -5.25V reference.
3	AGND	Analog Ground.
4 . . . 11	D11 . . . D4	Three State data outputs. They become active when \overline{CS} and \overline{RD} are brought low.
13 . . . 16	D3/11 . . . D0/8	Individual pin function is dependent upon High Byte Enable (HBEN) Input.

DATA BUS OUTPUT, \overline{CS} & \overline{RD} = LOW

	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	Pin 9	Pin 10	Pin 11	Pin 13	Pin 14	Pin 15	Pin 16
MNEMONIC*	D11	D10	D9	D8	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
HBEN = LOW	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
HBEN = HIGH	DB11	DB10	DB9	DB8	LOW	LOW	LOW	LOW	DB11	DB10	DB9	DB8


NOTE

*D11 . . . D0/8 are the ADC data output pins.
DB11 . . . DB0 are the 12-bit conversion results, DB11 is the MSB.

12	DGND	Digital Ground.
17	CLK IN	Clock Input pin. An external TTL compatible clock may be applied to this pin. Alternatively a crystal or ceramic resonator may be connected between CLK IN (Pin 17) and CLK OUT (Pin 18).
18	CLK OUT	Clock Output Pin. An inverted CLK IN signal appears at CLK OUT when an external clock is used. See CLK IN (Pin 17) description for crystal (resonator).
19	HBEN	High Byte Enable input. Its primary function is to multiplex the 12-bits of conversion data onto the lower D7 . . . D0/8 outputs (4MSBs or 8 LSBs). See Pin description 4 . . . 11 and 13 . . . 16. It also disables conversion start when HBEN is high.
20	\overline{RD}	READ input. This active LOW signal, in conjunction with \overline{CS} is used to enable the output data three state drivers and initiate a conversion if \overline{CS} and HBEN are low.
21	\overline{CS}	CHIP SELECT Input. This active LOW signal, in conjunction with \overline{RD} is used to enable the output data three state drivers and initiate a conversion if \overline{RD} and HBEN are low.
22	\overline{BUSY}	\overline{BUSY} output indicates converter status. \overline{BUSY} is LOW during conversion.
23	V _{SS}	Negative Supply, -15V.
24	V _{DD}	Positive Supply, +5V.

OPERATIONAL DIAGRAM

An operational diagram for the AD7572 is shown in Figure 3. The AD7572 is a 12-bit successive approximation A/D converter. The addition of just a crystal/ceramic resonator and a few capacitors enables the device to perform the analog-to-digital function.



NOTES
AD7572XX05 - 2.5MHz CRYSTAL/CERAMIC RESONATOR.
AD7572XX12 - 1.0MHz CRYSTAL/CERAMIC RESONATOR.
C1 and C2 CAPACITANCE VALUES DEPEND ON CRYSTAL/CERAMIC RESONATOR MANUFACTURER. TYPICAL VALUES ARE FROM 30 to 100pF.

Figure 3. AD7572 Operational Diagram

CONVERTER DETAILS

Conversion start is controlled by the \overline{CS} , \overline{RD} and HBEN inputs. At the start of conversion the successive approximation register (SAR) is reset and the three-state data outputs are enabled. Once a conversion cycle has begun it cannot be restarted.

During conversion, the internal 12-bit voltage mode DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 4, the AIN input connects to the comparator input via $2.5k\Omega$. The DAC which has a similar $2.5k\Omega$ output impedance connects to the same comparator input. Bit decisions are made by the comparator (zero crossing detector) which checks the addition of each successive weighted bit from the DAC output. The MSB decision is made 80ns (typically) after the second falling edge of CLK IN following a conversion start. Similarly, the succeeding bit decisions are made approximately 80ns after a CLK IN edge until conversion is finished. At the end of conversion, the DAC output current balances the AIN input current. The SAR contents (12-bit data word) which represent the AIN input signal is loaded into a 12-bit latch.




Figure 4. AD7572 AIN Input




Figure 5. Operating Waveforms Using an External Clock Source for CLK IN

CONTROL INPUTS SYNCHRONIZATION

In applications where the \overline{RD} control input is not synchronized with the ADC clock then conversion time can vary from 12 to 13 CLK IN periods. This is because the ADC waits for the first falling CLK IN edge after conversion start before the conversion procedure begins. Without synchronization, this delay can vary from zero to an entire clock period. If a constant conversion time is required, then the following approach ensures a fixed $5\mu s$ conversion time for the AD7572XX05 and $12.5\mu s$ for the AD7572XX12: when initiating a conversion, \overline{RD} must go low on either the rising edge of CLK IN or the falling edge of CLK OUT.


DRIVING THE ANALOG INPUT

During conversion, the AIN input current is modulated by the DAC output current at a rate equal to the CLK IN frequency (i.e., 2.5MHz when CLK IN = 2.5MHz). The analog input voltage must remain fixed during this period and as a result must be driven from an op amp or sample hold with a low output impedance. The output impedance of an op amp is equal to the open loop output impedance divided by the loop gain at the frequency of interest.

Suitable devices capable of driving the AD7572 AIN input are the AD OP-27 and AD711 op amps or the AD585 sample hold.

INTERNAL CLOCK OSCILLATOR

Figure 6 shows the AD7572 internal clock circuit. A crystal or ceramic resonator may be connected between CLK IN (Pin 17) and CLK OUT (Pin 18) to provide a clock oscillator for the ADC timing. Alternatively the crystal/resonator may be omitted and an external clock source may be connected to CLK IN. For an external clock the mark/space ratio must be 50/50. An inverted CLK IN signal will appear at the CLK OUT pin as shown in the operating waveforms of Figure 5.



NOTES
AD7572XX05 - 2.5MHz CRYSTAL/CERAMIC RESONATOR.
AD7572XX12 - 1.0MHz CRYSTAL/CERAMIC RESONATOR.
C1 and C2 CAPACITANCE VALUES DEPEND ON CRYSTAL/CERAMIC RESONATOR MANUFACTURER. TYPICAL VALUES ARE FROM 30 to 100pF.

Figure 6. AD7572 Internal Clock Circuit

INTERNAL REFERENCE

The AD7572 has an on-chip, buffered, temperature-compensated, buried zener reference, which is factory trimmed to $-5.25V \pm 1\%$. It is internally connected to the DAC and is also available at Pin 2 to provide up to $550\mu A$ current to an external load.

For minimum code transition noise the reference output should be decoupled with a capacitor to filter out wideband noise from the reference diode ($10\mu F$ of tantalum in parallel with $100nF$ ceramic). However, large values of decoupling capacitor can affect the dynamic response and stability of the reference amplifier. A 10Ω resistor in series with the decoupling capacitors will eliminate this problem without adversely affecting the filtering effect of the capacitors. A simplified schematic of the reference with its recommended decoupling components is shown in Figure 7.




Figure 7. AD7572 Internal $-5.25V$ Reference

UNIPOLAR OPERATION

Figure 8 shows the ideal input/output characteristic for the 0 to 5 volt input range of the AD7572. The designed code transitions occur midway between successive integer LSB values (i.e., 1/2LSB, 3/2LSBs, 5/2LSBs . . . FS-3/2LSBs). The output code is natural binary with 1LSB = FS/4096 = (5/4096)V = 1.22mV.





Figure 8. AD7572 Ideal Input/Output Transfer Characteristic

UNIPOLAR OFFSET AND FULL-SCALE ERROR ADJUSTMENT

In applications where absolute accuracy is important then offset and full-scale error can be adjusted to zero. Offset error must be adjusted before full-scale error. Figure 9 shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset of the op amp driving AIN (i.e., A1 in Figure 9.). For zero offset error apply 0.61mV (i.e., 1/2LSB) at V_{IN} and adjust the op amp offset voltage until the ADC output code flickers between 0000 0000 0000 and 0000 0000 0001.

For zero full-scale error apply an analog input of 4.99817V (i.e., FS-3/2LSBs or last code transition) at V_{IN} and adjust R1 until the ADC output code flickers between 1111 1111 1110 and 1111 1111 1111.



* ADDITIONAL PINS OMITTED FOR CLARITY

Figure 9. Unipolar 0 to +5V Operation with Gain Error Adjust

BIPOLAR OPERATION


Figures 10 and 12 show how bipolar operation can be achieved with the AD7572. Both circuits use an op-amp to offset the analog signal (V_{IN}) by 2.5V. Alternatively, the op amp (A1) can be replaced by a sample hold as shown in Figure 24. The op amp transfer functions are given below:

Figure 10: $A_{IN} = (V_{IN} + 2.5)$ volts

Figure 12: $A_{IN} = (-V_{IN} + 2.5)$ volts

Both circuits have an analog input range of $\pm 2.5V$ and an LSB size of 1.22mV. The output codes are offset binary for Figure 10 and complementary offset binary for Figure 12. Their ideal input/output transfer characteristics after offset and full scale adjustment are shown in Figures 11 and 13.

Signal ranges other than $\pm 2.5V$ are easily accommodated using different values of R3 and R4 for Figure 10, and a different R2 value for Figure 12. These resistors should be chosen such that the voltage range at AIN covers the full dynamic range (i.e., 0V to 5V) of the ADC. All resistors should be the same type and from the same manufacturer so that their temperature coefficients match.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 10. AD7572 Bipolar Operation - Output Code is Offset Binary





Figure 11. Ideal Input/Output Transfer Characteristic for the Bipolar Circuit of Figure 10



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 12. AD7572 Bipolar Operation – Output Code is Complementary Offset Binary





Figure 13. Ideal Input/Output Transfer Characteristic for the Bipolar Circuit of Figure 12

OFFSET AND FULL-SCALE ERROR

In most Digital Signal Processing (DSP) applications offset and full-scale error have little or no effect on system performance. A typical example is a digital filter, where an analog signal is quantized, digitally processed and recreated using a DAC. In these type of applications the offset error can be eliminated by ac coupling the recreated signal. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. An important parameter in DSP applications is Differential Nonlinearity and this is not affected by either offset or full-scale error.

In measurement applications where absolute accuracy is required, offset and full-scale error can be adjusted to zero as in Figure 14.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 14. AD7572 Bipolar Operation with Offset and Gain Error Adjust

BIPOLAR OFFSET AND FULL-SCALE ERROR ADJUSTMENT

The bipolar circuit of Figure 10 can be adjusted for offset and full-scale errors, by including two potentiometers R5 and R6, as shown in Figure 14. Offset must be adjusted before full-scale error. This is achieved by applying an analog input of 0.61mV (1/2LSB) at V_{IN} and adjusting R5 until the ADC output code flickers between 1000 0000 0000 and 1000 0000 0001.

For full-scale error adjustment, the analog input must be at 2.49817 volts (i.e., $FS/2 - 3/2LSBs$ or last transition point). Then R6 is adjusted until the ADC output code flickers between 1111 1111 1110 and 1111 1111 1111.

A similar offset and full-scale error adjustment procedure may be employed for Figure 12 by making R1 and R2 variable. Offset must again be adjusted before full scale error. This is achieved by applying an analog input of 0.61mV at V_{IN} and adjusting R1 until the ADC output code flickers between 0111 1111 1110 and 0111 1111 1111.

For full-scale error adjust, apply a signal source of 2.49817V at V_{IN} and adjust R2 until the ADC output code flickers between 0000 0000 0000 and 0000 0000 0001.

APPLICATION HINTS

Wire wrap boards are not recommended for high resolution or high-speed A/D converters. To obtain the best performance from the AD7572 a printed circuit board is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the AD7572. The analog input should be screened by AGND.

A single point analog ground (STAR ground) separate from the logic system ground should be established at Pin 3 (AGND) or as close as possible to the AD7572 as shown in Figure 15. Pin 12 (AD7572 DGND) and all other analog grounds should be connected to this single analog ground point. No other digital grounds should be connected to this analog ground point. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and the foil width for these tracks should be as wide as possible.

Noise: Input signal leads to AIN and signal return leads from AGND (Pin 3) should be kept as short as possible to minimize input noise coupling. In applications where this is not possible, a shielded cable between source and ADC is recommended. Also, since any potential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedances as much as possible.

In applications where the AD7572 data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get LSB errors in conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a WAIT state during conversion (see Slow Memory Mode interfacing), or by using three-state buffers to isolate the AD7572 data bus.




Figure 15. Power Supply Grounding Practice


TIMING AND CONTROL

Conversion start and data read operations are controlled by three AD7572 digital inputs; HBEN, CS and RD. Figure 16 shows the logic structure associated with these inputs. The three signals are internally gated so that a logic "0" is required on all three inputs to initiate a conversion. Once initiated it cannot be re-started until conversion is complete. Converter status is indicated by the $\overline{\text{BUSY}}$ output, and this is low while conversion is in progress.

There are two modes of operation as outlined by the timing diagrams of Figures 17 to 20. Slow Memory Mode is designed for microprocessors which can be driven into a WAIT state, a READ operation brings $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low which initiates a conversion and data is read when conversion is complete. The second is the ROM Mode which does not require microprocessor WAIT states, a READ operation brings $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low which initiates a conversion and reads the previous conversion result.

DATA FORMAT

The output data format can either be a complete parallel load (DB11..DB0) for 16-bit microprocessors or a two byte load for 8-bit microprocessors. Data is always right justified (i.e., LSB is the most right-hand bit in a 16-bit word. For a two byte read, only data outputs D7 . . . D0/8 are used. Byte selection is governed by the HBEN input which controls an internal digital multiplexer. This multiplexes the 12-bits of conversion data onto the lower D7 . . . D0/8 outputs (4 MSBs or 8 LSBs) where it can be read in two read cycles. The 4 MSB's always appear on D11 . . . D8 whenever the three-state output drives are turned on.



*NOTE: D11 . . . D0/8 ARE THE ADC DATA OUTPUT PINS.
DB11 . . . DB0 ARE THE 12-BIT CONVERSION RESULTS.

Figure 16. Internal Logic for Control Inputs $\overline{\text{CS}}$, $\overline{\text{RD}}$ and HBEN

SLOW MEMORY MODE, PARALLEL READ (HBEN = LOW)

Figure 17 and Table I shows the timing diagram and data bus status for Slow Memory Mode, Parallel Read. $\overline{\text{CS}}$ and $\overline{\text{RD}}$ going low triggers a conversion and the AD7572 acknowledges by taking $\overline{\text{BUSY}}$ low. Data from the previous conversion appears on the three state data outputs. $\overline{\text{BUSY}}$ returns high at the end of conversion when the output latches have been updated and the conversion result is placed on data outputs D11 . . . D0/8.

SLOW MEMORY MODE, TWO BYTE READ

For a two byte read only 8 data outputs D7 . . . D0/8 are used. Conversion start procedure and data output status for the first read operation is identical to Slow Memory Mode, Parallel Read. See Figure 18 timing diagram and Table II data bus status. At the end of conversion the low data byte (DB7 . . . DB0) is read from the ADC. A second READ operation with HBEN high, places the high byte on data outputs D3/11 . . . D0/8 and disables conversion start. Note the 4MSB's appear on data outputs D11 . . . D8 during the two READ operations above.




Figure 17. Slow Memory Mode, Parallel Read Timing Diagram

AD7572 Data Outputs	D11	D10	D9	D8	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
Read	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

Table I. Slow Memory Mode, Parallel Read Data Bus Status




Figure 18. Slow Memory Mode, Two Byte Read Timing Diagram

AD7572 Data Outputs	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
First Read	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Second Read	LOW	LOW	LOW	LOW	DB11	DB10	DB9	DB8

Table II. Slow Memory Mode, Two Byte Read Data Bus Status




Figure 19. ROM Mode, Parallel Read Timing Diagram

AD7572 Data Outputs	D11	D10	D9	D8	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
First Read (Old Data)	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Second Read	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

Table III. ROM Mode, Parallel Read Data Bus Status




Figure 20. ROM Mode, Two Byte Read Timing Diagram

AD7572 Data Outputs	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
First Read (Old Data)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Second Read	LOW	LOW	LOW	LOW	DB11	DB10	DB9	DB8
Third Read	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

Table IV. ROM Mode, Two Byte Read Data Bus Status

ROM MODE, PARALLEL READ (HBEN = LOW)

The ROM Mode avoids placing a microprocessor into a wait state. A conversion is started with a READ operation and the 12-bits of data from the previous conversion is available on data outputs D11 . . . D0/8 (see Figure 19 and Table III). This data may be disregarded if not required. A second READ operation reads the new data (DB11 . . . DB0) and starts another conversion. A delay at least as long as the AD7572 conversion time must be allowed between READ operations.

ROM MODE, TWO BYTE READ

As previously mentioned for a two byte read, only data outputs D7 . . . D0/8 are used. Conversion is started in the normal way with a READ operation and the data output status is the same as the ROM Mode, Parallel Read. See Figure 20 timing diagram and Table IV data bus status. Two more READ operations are required to access the new conversion result. A delay equal to the AD7572 conversion time must be allowed between conversion start and the second data READ operation. The second READ operation, with HBEN high, disables conversion start and places the high byte (4MSBs) on data outputs D3/11 . . . D0/8. A third READ operation accesses the low data byte (DB7 . . . DB0) and starts another conversion. The 4MSB's appear on data outputs D11 . . . D8 during all three read operations above.

MICROPROCESSOR INTERFACING

The AD7572 is designed to interface with microprocessors as a memory mapped device. The CS and RD control inputs are common to all peripheral memory interfacing. The HBEN input serves as a data byte select for 8-bit processors and is normally connected to the microprocessor address bus.

MC68000 Microprocessor

Figure 21 shows a typical interface for the 68000. The AD7572 is operating in the Slow Memory Mode. Assuming the AD7572 is located at address C000, then the following single 16-bit MOVE instruction both starts a conversion and reads the conversion result.

```
Move.W $C000,D0
```

At the beginning of the instruction cycle when the ADC address is selected, BUSY and CS assert DTACK, so that the 68000 is forced into a WAIT state. At the end of conversion BUSY returns high and the conversion result is placed in the D0 register of the UP.




Figure 21. AD7572 - MC68000 Interface

8085A, Z80 MICROPROCESSOR

Figure 22 shows an AD7572 interface for the Z80 and 8085A. The AD7572 is operating in the Slow Memory Mode and a two byte read is required. Not shown in the figure is the 8-bit latch required to demultiplex the 8085A common address/data bus. A0 is used to assert HBEN, so that an even address (HBEN = LOW) to the AD7572 will start a conversion and read the low data byte. An odd address (HBEN = HIGH) will read the high data byte. This is accomplished with the single 16-bit LOAD instruction below.

For the 8085A LHLD (B000)
For the Z80 LD HL, (B000)

This is a two byte read instruction which loads the ADC data (address B000) into the HL register pair. During the first read operation, $\overline{\text{BUSY}}$ forces the microprocessor to WAIT for the AD7572 conversion. No WAIT states are inserted during the second read operation when the microprocessor is reading the high data byte.




Figure 22. AD7572 - 8085A/Z80 Interface

TMS32010 MICROCOMPUTER

Figure 23 shows an AD7572-TMS32010 interface. The AD7572 is operating in the ROM Mode. The interface is designed for a maximum TMS32010 clock frequency of 18MHz but will typically work over the full TMS32010 clock frequency range.

The AD7572 is mapped at a port address. The following I/O instruction starts a conversion and reads the previous conversion result into data memory.

IN A, PA (PA = PORT ADDRESS)

When conversion is complete, a second I/O instruction reads the up-to-date data into the accumulator and starts another conversion. A delay at least as long as the ADC conversion time must be allowed between I/O instructions.




Figure 23. AD7572 - TMS32010 Interface

AD7572-AD585 SAMPLE-HOLD INTERFACE

Figure 24 shows an AD585 sample-hold amplifier driving the AIN input of the AD7572. The interface contains resistors R1, R2, R3 and R4 to allow a bipolar input signal range of ± 2.5 volts. The maximum sampling frequency is 125kHz for the AD7572XX05 ($5\mu\text{s}$ conversion) and 64.5kHz for the AD7572XX12 ($12.5\mu\text{s}$ conversion). This includes the sample-hold amplifier acquisition time ($3\mu\text{s}$).

When an AD7572 conversion is initiated, the converter $\overline{\text{BUSY}}$ output goes low indicating conversion is in progress. The falling edge of this $\overline{\text{BUSY}}$ output signal places the sample-hold amplifier into the HOLD mode "freezing" the input signal to the AD7572. When conversion is finished, the $\overline{\text{BUSY}}$ output returns HIGH allowing the sample-hold to track the input signal. To achieve the maximum sampling rate, the AD7572 output data must be read within $3\mu\text{s}$ immediately after conversion while the sample-hold amplifier is acquiring the next sample.




Figure 24. AD7572 - AD585 Sample-and-Hold Interface

FEATURES

Fast Conversion Time: 5 μ s
On-Chip Track/Hold
Low Total Unadjusted Error: 1LSB
Full Power Signal Bandwidth: 50kHz
Single +5V Supply
100ns Data Access Time
Low Power (15mW typ)
Low Cost
Standard 18-Pin DIPs or 20-Terminal Surface Mount Packages

GENERAL DESCRIPTION

The AD7575 is a high-speed 8-bit ADC with a built-in track/hold function. The successive approximation conversion technique is used to achieve a fast conversion time of 5 μ s, while the built-in track/hold allows full-scale signals up to 50kHz (386mV/ μ s slew rate) to be digitized. The AD7575 requires only a single +5V supply and a low-cost, 1.23V bandgap reference in order to convert an input signal range of 0 to 2V_{REF}.

The AD7575 is designed for easy interfacing to all popular 8-bit microprocessors using standard microprocessor control signals (\overline{CS} and \overline{RD}) to control starting of the conversion and reading of the data. The interface logic allows the AD7575 to be easily configured as a memory mapped device and the part can be interfaced as SLOW-MEMORY or ROM. All data outputs of the AD7575 are latched and three-state buffered to allow direct connection to a microprocessor data bus or I/O port.

The AD7575 is fabricated in an advanced, all ion-implanted high-speed linear compatible CMOS (LC²MOS) process and is available in either a small, 0.3" wide 18-pin DIP or in 20-terminal surface mount packages.

ORDERING INFORMATION¹

Relative Accuracy (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-18)	Hermetic DIP (Q-18)	Hermetic DIP (Q-18)
± 1	AD7575JN	AD7575AQ	AD7575SQ
$\pm 1/2$	AD7575KN	AD7575BQ	AD7575TQ
	PLCC³ (P-20A)		LCCC⁴ (E-20A)
± 1	AD7575JP		AD7575SE
$\pm 1/2$	AD7575KP		AD7575TE

NOTES


¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

AD7575 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- Fast Conversion Time/Low Power**
 The fast, 5 μ s conversion time of the AD7575 makes it suitable for digitizing wideband signals at audio and ultrasonic frequencies, while retaining the advantage of low CMOS power consumption.
- On-Chip Track/Hold**
 The on-chip track/hold function is completely self-contained and requires no external hold capacitor. Signals with slew rates up to 386mV/ μ s (e.g., 2.46V peak-to-peak 50kHz sine waves) can be digitized with full accuracy.
- Low Total Unadjusted Error**
 The zero, full-scale and linearity errors of the AD7575 are so low that the total unadjusted error at any point on the transfer function is less than 1LSB and offset and gain adjustments are not required.
- Single Supply Operation**
 Operation from a single +5V supply with a low-cost +1.23V bandgap reference allows the AD7575 to be used in 5V microprocessor systems without any additional power supplies.
- Fast Digital Interface**
 Fast interface timing allows the AD7575 to interface easily to the fast versions of most popular microprocessors such as the Z80H, 8085A-2, 6502B, 68B09 and the DSP processor, the TMS32010.

SPECIFICATIONS

($V_{DD} = +5V$; $V_{REF} = +1.23V$; $AGND = DGND = 0V$; $f_{CLK} = 4MHz$ external;
All specifications T_{min} to T_{max} unless otherwise noted.)

Parameter	J, A Versions ¹	K, B Versions	S Version	T Version	Units	Conditions/Comments
ACCURACY						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error	±2	±1	±2	±1	LSB max	
Relative Accuracy	±1	±½	±1	±½	LSB max	
Minimum Resolution for which No Missing Codes is Guaranteed	8	8	8	8	Bits max	
Full Scale Error						
25°C	±1	±1	±1	±1	LSB max	Full Scale TC is typically 5ppm/°C
T_{min} to T_{max}	±1	±1	±1	±1	LSB max	
Offset Error ²						
25°C	±½	±½	±½	±½	LSB max	Offset TC is typically 5ppm/°C
T_{min} to T_{max}	±½	±½	±½	±½	LSB max	
ANALOG INPUT						
Voltage Range	0 to $2V_{REF}$	0 to $2V_{REF}$	0 to $2V_{REF}$	0 to $2V_{REF}$	Volts	1LSB = $2V_{REF}/256$; See Figure 4
DC Input Impedance	10	10	10	10	MΩ min	
Slew Rate, Tracking	0.386	0.386	0.386	0.386	V/μs max	
SNR ³	45	45	45	45	dB min	$V_{IN} = 2.46V$ p-p @ 10kHz; See Figure 1
REFERENCE INPUT						
V_{REF} (For specified Performance)	1.23	1.23	1.23	1.23	Volts	±5%
I_{REF}	500	500	500	500	μA max	
LOGIC INPUTS						
CS, RD						
V_{INL} , Input Low Voltage	0.8	0.8	0.8	0.8	V max	
V_{INH} , Input High Voltage	2.4	2.4	2.4	2.4	V min	
I_{IN} , Input Current						
25°C	±1	±1	±1	±1	μA max	$V_{IN} = 0$ or V_{DD}
T_{min} to T_{max}	±10	±10	±10	±10	μA max	
C_{IN} , Input Capacitance ³	10	10	10	10	pF max	
CLK						
V_{INL} , Input Low Voltage	0.8	0.8	0.8	0.8	V max	
V_{INH} , Input High Voltage	2.4	2.4	2.4	2.4	V min	
I_{INL} , Input Low Current	700	700	800	800	μA max	$V_{INL} = 0V$
I_{INH} , Input High Current	700	700	800	800	μA max	$V_{INH} = V_{DD}$
LOGIC OUTPUTS						
BUSY, DB0 to DB7						
V_{OL} , Output Low Voltage	0.4	0.4	0.4	0.4	V max	$I_{SINK} = 1.6mA$
V_{OH} , Output High Voltage	4.0	4.0	4.0	4.0	V min	$I_{SOURCE} = 40μA$
DB0 to DB7						
Floating State Leakage Current	±1	±1	±10	±10	μA max	$V_{OUT} = 0$ to V_{DD}
Floating State Output Capacitance ³	10	10	10	10	pF max	
CONVERSION TIME⁴						
With External Clock	5	5	5	5	μs	$f_{CLK} = 4MHz$
With Internal Clock, $T_A = 25°C$	5	5	5	5	μs min	Using recommended clock components shown in Figure 3.
	15	15	15	15	μs max	
POWER REQUIREMENTS⁵						
V_{DD}	+5	+5	+5	+5	Volts	±5% for Specified Performance
I_{DD}	6	6	7	7	mA max	Typically 3mA with $V_{DD} = +5V$
Power Dissipation	15	15	15	15	mW typ	
Power Supply Rejection	±¼	±¼	±¼	±¼	LSB max	$4.75V \leq V_{DD} \leq 5.25V$

NOTES

¹Temperature Ranges are as follows:

J, K Versions; 0 to +70°C

A, B Versions; -25°C to +85°C

S, T Versions; -55°C to +125°C

²Offset error is measured with respect to an ideal first code transition which occurs at 1/2LSB.

³Sample tested at 25°C to ensure compliance.

⁴Accuracy may degrade at conversion times other than those specified.

⁵Power supply current is measured when $\overline{CS} = \overline{RD} = \overline{BUSY} =$ logic HIGH.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} TO AGND	-0.3V, +7V
V _{DD} TO DGND	-0.3V, +7V
AGND TO DGND	-0.3V, V _{DD}
Digital Input Voltage to DGND	-0.3V, V _{DD} + 0.3V
Digital Output Voltage to DGND	-0.3V, V _{DD} + 0.3V
CLK Input Voltage to DGND	-0.3V, V _{DD} + 0.3V
V _{REF} TO AGND	-0.3V, V _{DD}
AIN TO AGND	-0.3V, V _{DD}
Operating Temperature Range	
Commercial, (J, K Versions)	0 to +70°C
Industrial (A, B Versions)	-25°C to +85°C
Extended (S, T Versions)	-55°C to +125°C

Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C
Power Dissipation (Any Package) to +75°C	450mW
Derates above 75°C by	6mW/°C


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



TRACK-AND-HOLD

The on-chip track-and-hold on the AD7575 means that input signals with slew rates up to 386mV/μs can be converted without error. This corresponds to an input signal bandwidth of 50kHz for a 2.46V peak-to-peak sine wave. Figure 1 shows a typical plot of signal-to-noise ratio versus input frequency, over the input bandwidth of the AD7575. The SNR figures are generated using a 200kHz sampling frequency and the reconstructed sine wave passes through a filter with a cutoff frequency of 50kHz.




Figure 1. SNR vs. Input Frequency

The improvement in the SNR figures seen at the higher frequencies is due to the sharp cut-off of the filter (50kHz, 8th order Chebyshev) used in the test circuit.

The input signal is held on the third falling edge of the input clock after CS and RD go LOW. This is indicated in Figure 2 for the Slow Memory Interface. In between conversions the input signal is tracked by the AD7575 track-and-hold. Since the sampled signal is held on a small, on-chip capacitor it is advisable that the data bus be kept as quiet as possible during a conversion.




Figure 2. Track-and-Hold (Slow Memory Interface) with External Clock

Unipolar/Bipolar Considerations

UNIPOLAR OPERATION

The basic operation for the AD7575 is in the unipolar single supply mode. Figure 3 shows the circuit connections to achieve this while the nominal transfer characteristic for unipolar operation is given in Figure 4. Since the offset and full-scale errors on the AD7575 are very small, in many cases it will not be necessary to adjust out these errors. If calibration is required the procedure is as follows:

Offset Adjust

Offset error adjustment in single-supply systems is easily achievable by means of the offset null facility of an op-amp when used as a voltage follower for the analog input signal, AIN. The op-amp chosen should be able to operate from a single supply and allow a common-mode input voltage range that includes 0V (e.g., TLC271). To adjust for zero offset the input signal source is set to +4.8mV (i.e., 1/2LSB) while the op-amp offset is varied until the ADC output code flickers between 000 . . . 00 and 000 . . . 01.

Full Scale Adjust

The full scale or gain adjustment is made by forcing the analog input AIN to +2.445V (i.e., Full-Scale Voltage - 3/2LSB). The magnitude of the reference voltage is then adjusted until the ADC output code flickers between 111 . . . 10 and 111 . . . 11.




Figure 3. AD7575 Unipolar Configuration




Figure 4. Nominal Transfer Characteristic for Unipolar Operation

BIPOLAR OPERATION

The circuit of Figure 5 shows how the AD7575 can be configured for bipolar operation. The output code provided by the AD7575 is offset binary. The analog input voltage range is $\pm 5V$, although the voltage appearing at the AIN pin of the AD7575 is in the range 0V to +2.46V. Figure 6 shows the transfer function for bipolar operation. The LSB size is now 39.06mV. Calibration of the bipolar operation is outlined below. Once again, because the errors are small it may not be necessary to adjust them. To maintain specified performance without the calibration all resistors should be 0.1% tolerance with R4 and R5 replaced by one 3.3kΩ resistor and R2 and R3 replaced by one 2.5kΩ resistor.

Offset Adjust

Offset error adjustment is achieved by applying an analog input voltage of $-4.9805V$ ($-FS/2 + 1/2LSB$). Resistor R3 is then adjusted until the output code flickers between 000 . . . 00 and 000 . . . 01.

Full Scale Adjust

Full scale or gain adjustment is made by applying an analog input voltage of +4.9414V ($+FS/2 - 3/2LSB$). Resistor R4 is then adjusted until the output code flickers between 111 . . . 10 and 111 . . . 11.




Figure 5. AD7575 Unipolar Configuration




Figure 6. Nominal Transfer Characteristic for Unipolar Operation

AD7576

FEATURES

- Single +5V Operation with External Positive Reference
- Fast Conversion Time: 10μs
- No Missed Codes Over Full Temperature Range
- Microprocessor Compatible
- Low Cost
- Low Power (15mW)
- 100ns Data Access Time

GENERAL DESCRIPTION


The AD7576 is a low cost, low power, microprocessor compatible 8-bit analog-to-digital converter, which uses the successive approximation technique to achieve a fast conversion time of 10μs. The device is designed to operate with an external reference of +1.23V (standard bandgap reference) and converts input signals from 0V to 2V_{REF}.

The part is designed for ease of microprocessor interface with three control inputs (CS, RD and MODE) controlling all ADC operations such as starting conversion and reading data. The interface logic allows the part to be easily configured as a memory mapped device. All data outputs use latched, three-state output buffer circuitry to allow direct connection to a microprocessor data bus or system input port. The output latches serve to make the conversion process transparent to the microprocessor.

The part is designed for single +5V operation, has on-board comparator, interface logic, and internal/external clock option. This makes the AD7576 ideal for most ADC/μP interface applications.

The AD7576 is fabricated in an advanced, all ion-implanted high speed Linear Compatible CMOS (LC²MOS) process and is available in either a small, 0.3" wide, 18-pin DIP or in 20-terminal surface mount packages.

AD7576 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. Single Supply Operation
Operation from a single +5V supply with a +1.23V reference allows operation of the AD7576 with microprocessor systems without any additional power supplies.
2. Low Power
CMOS fabrication of the AD7576 results in a very low power dissipation figure of 15mW typical.
3. Versatile Interface Logic
The AD7576 can be configured to perform continuous conversions or to convert on command. It can be interfaced as SLOW-MEMORY or ROM, allowing versatile interfacing to most microprocessors.
4. Fast Conversion Time
The fabrication of the AD7576 on Analog Devices' Linear Compatible CMOS (LC²MOS) process enables fast conversion times of 10μs, eliminating the need for expensive Sample-and-Holds in many low frequency applications.

ORDERING INFORMATION¹

Relative Accuracy (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
±1	Plastic DIP (N-18) AD7576JN	Hermetic DIP (Q-18) AD7576AQ	Hermetic DIP (Q-18) AD7576SQ
±1/2	AD7576KN	AD7576BQ	AD7576TQ
±1	PLCC ³ (P-20A) AD7576JP		LCCC ⁴ (E-20A) AD7576SE
±1/2	AD7576KP		AD7576TE

NOTES

- ¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
- ²See Section 13 for package outline information.
- ³PLCC: Plastic Leaded Chip Carrier.
- ⁴LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

($V_{DD} = +5V$; $V_{REF} = +1.23V$; $AGND = DGND = 0V$; $f_{CLK} = 2MHz$ external;
All specifications T_{min} to T_{max} unless otherwise noted.)

Parameter	J, A ¹ Versions	K, B Versions	S Version	T Version	Units	Conditions/Comments
ACCURACY						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error	±2	±1	±2	±1	LSB max	
Relative Accuracy	±1	±½	±1	±½	LSB max	
Minimum Resolution for which No Missing Codes is Guaranteed						
Full Scale Error	8	8	8	8	Bits max	
25°C	±1	±1	±1	±1	LSB max	Full Scale TC is typically 5ppm/°C
T_{min} to T_{max}	±1	±1	±1	±1	LSB max	
Offset Error ²						
25°C	±½	±½	±½	±½	LSB max	Offset TC is typically 5ppm/°C
T_{min} to T_{max}	±½	±½	±½	±½	LSB max	
ANALOG INPUT						
Voltage Range	0 to 2V _{REF}	0 to 2V _{REF}	0 to 2V _{REF}	0 to 2V _{REF}	Volts	1LSB = 2V _{REF} /256; See Figure 4
DC Input Impedance	10	10	10	10	MΩ min	
REFERENCE INPUT						
V _{REF} (For specified Performance)	1.23	1.23	1.23	1.23	Volts	±5%
I _{REF}	500	500	500	500	μA max	
LOGIC INPUTS						
CS, RD, MODE						
V _{INL} , Input Low Voltage	0.8	0.8	0.8	0.8	V max	
V _{INH} , Input High Voltage	2.4	2.4	2.4	2.4	V min	
I _{IN} , Input Current						
25°C	±1	±1	±1	±1	μA max	V _{IN} = 0 or V _{DD}
T_{min} to T_{max}	±10	±10	±10	±10	μA max	
C _{IN} , Input Capacitance ³	10	10	10	10	pF max	V _{IN} = 0 or V _{DD}
CLK						
V _{INL} , Input Low Voltage	0.8	0.8	0.8	0.8	V max	
V _{INH} , Input High Voltage	2.4	2.4	2.4	2.4	V min	
I _{INL} , Input Low Current	700	700	800	800	μA max	V _{INL} = 0V V _{INH} = V _{DD}
I _{INH} , Input High Current	700	700	800	800	μA max	
LOGIC OUTPUTS						
BUSY, DB0 to DB7						
V _{OL} , Output Low Voltage	0.4	0.4	0.4	0.4	V max	I _{SINK} = 1.6mA
V _{OH} , Output High Voltage	4.0	4.0	4.0	4.0	V min	I _{SOURCE} = 40μA
DB0 to DB7						
Floating State Leakage Current	±1	±1	±10	±10	μA max	V _{OUT} = 0 to V _{DD}
Floating State Output Capacitance ³	10	10	10	10	pF max	
CONVERSION TIME⁴						
With External Clock	10	10	10	10	μs	f _{CLK} = 2MHz
With Internal Clock, T _A = 25°C	10	10	10	10	μs min	Using recommended clock components shown in Figure 3.
	30	30	30	30	μs max	
POWER REQUIREMENTS⁵						
V _{DD}	+5	+5	+5	+5	Volts	±5% for Specified Performance
I _{DD}	6	6	7	7	mA max	Typically 3mA with V _{DD} = +5V
Power Dissipation	15	15	15	15	mW typ	
Power Supply Rejection	±¼	±¼	±¼	±¼	LSB max	4.75V ≤ V _{DD} ≤ 5.25V

NOTES

¹Temperature Ranges are as follows:

J, K Versions; 0 to +70°C

A, B Versions; -25°C to +85°C

S, T Versions; -55°C to +125°C

²Offset error is measured with respect to an ideal first code transition which occurs at 1/2LSB.

³Sample tested at 25°C to ensure compliance.

⁴Accuracy may degrade at conversion times other than those specified.

⁵Power supply current is measured when AD7576 is inactive i.e. when $\overline{CS} = \overline{RD} = \overline{MODE} = \overline{BUSY} =$ logic HIGH.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

V_{DD} TO AGND	-0.3V, +7V
V_{DD} TO DGND	-0.3V, +7V
AGND TO DGND	-0.3V, V_{DD}
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
Digital Output Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
CLK Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{REF} to AGND	-0.3V, V_{DD}
AIN TO AGND	-0.3V, V_{DD}
Operating Temperature Range		
Commercial (J, K Version)	0 to +70°C

Industrial (A, B Version)	-25°C to +85°C
Extended (S, T Version)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 secs)	300°C
Power Dissipation (Any Package) to +75°C	450mW
Derates above 75°C by	6mW/°C




*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



A SAMPLED-DATA INPUT

The AD7576 makes use of a sampled-data comparator. The equivalent input circuit is shown in Figure 1. When a conversion starts, switch S1 is closed and the equivalent input capacitance is charged to V_{IN} . With a switch resistance of typically 500Ω and an input capacitance of typically 2pF the input time constant is 1ns. Thus C_{IN} becomes charged to within $\pm 1/4$ LSB in 6.9 time constants or about 7ns. Since the comparator switches are operating at one half the input clock frequency of 2MHz, there is ample time for the input voltage to settle before the comparator decision is made (at the end of a clock period). Increasing the source resistance increases the settling time required. Input bypass capacitors placed directly at the analog input act to average the input charging currents. This average current flowing through any source impedance can cause full-scale errors.




Figure 1. AD7576 Equivalent Input Circuit

REFERENCE INPUT

The reference input impedance on the AD7576 is code dependent and varies by a ratio of approximately 3-to-1 over the digital code range. The typical resistance range is from 6kΩ to 18kΩ. As a result of the code dependent input impedance, the V_{REF} input must be driven from a low impedance source. Figure 2 shows how an AD589 can be configured to produce a nominal reference voltage of +1.23V.




Figure 2. Reference Circuit

Unipolar/Bipolar Considerations

UNIPOLAR OPERATION

The basic operation for the AD7576 is in the unipolar single supply mode. Figure 3 shows the circuit connections to achieve this while the nominal transfer characteristic for unipolar operation is given in Figure 4. Since the offset and full-scale errors on the AD7576 are very small, in many cases it will not be necessary to adjust out these errors. If calibration is required the procedure is as follows:

Offset Adjust

Offset error adjustment in single-supply systems is easily achievable by means of the offset null facility of an op-amp when used as a voltage follower for the analog input signal, AIN. The op-amp chosen should be able to operate from a single supply and allow a common-mode input voltage range that includes 0V (e.g., TLC271). To adjust for zero offset the input signal source is set to +4.8mV (i.e., 1/2LSB) while the op-amp offset is varied until the ADC output code flickers between 000 . . . 00 and 000 . . . 01.

Full Scale Adjust

The full scale or gain adjustment is made by forcing the analog input AIN to +2.445V (i.e., Full-Scale Voltage - 3/2LSB). The magnitude of the reference voltage is then adjusted until the ADC output code flickers between 111 . . . 10 and 111 . . . 11.




Figure 3. AD7576's Unipolar Configuration




Figure 4. Nominal Transfer Characteristic for Unipolar Operation

BIPOLAR OPERATION

The circuit of Figure 5 shows how the AD7576 can be configured for bipolar operation. The output code provided by the AD7576 is offset binary. The analog input voltage provided is $\pm 5V$, although the voltage appearing at the AIN pin of the AD7576 is in the range 0V to +2.46V. Figure 6 shows the transfer function for bipolar operation. The LSB size is now 39.06mV. Calibration of the bipolar operation is outlined below. Once again, because the errors are small it may not be necessary to adjust them. To maintain specified performance without the calibration all resistors should be 0.1% tolerance with R4 and R5 replaced by one 3.3kΩ resistor and R2 and R3 replaced by one 2.5kΩ resistor.

Offset Adjust

Offset error adjustment is achieved by applying an analog input voltage of $-4.9805V$ ($-FS/2 + 1/2LSB$). Resistor R3 is then adjusted until the output code flickers between 000 . . . 00 and 000 . . . 01.

Full Scale Adjust

Full scale or gain adjustment is made by applying an analog input voltage of $+4.9414V$ ($+FS/2 - 3/2LSB$). Resistor R4 is then adjusted until the output code flickers between 111 . . . 10 and 111 . . . 11.




Figure 5. AD7576 Bipolar Configuration





Figure 6. Nominal Transfer Characteristic for Bipolar Operation

FEATURES

12-Bit Successive Approximation ADC
No Missed Codes Over Full Temperature Range
Low Total Unadjusted Error ± 1 LSB max
High Impedance Analog Input
Autozero Cycle for Low Offset Voltage
Low Power, 75mW typ
Small Size: 0.3", 24-Pin Package
Conversion Time of 100 μ s

AD7578 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7578 is a medium speed, monolithic 12-bit CMOS A/D converter which uses the successive approximation technique to provide a conversion time of 100 μ s. An auto-zero cycle occurs at the start of each conversion resulting in very low system offset voltages, typically less than 100 μ V. The device is designed for easy microprocessor interfacing using standard control signals; \overline{CS} (decoded device address), \overline{RD} (READ) and \overline{WR} (WRITE).

Conversion results are available in two bytes, 8LSBs and 4MSBs, over an 8-bit three state output bus. Either byte can be read first. Two converter busy flags are available to facilitate polling of the converter's status.

The analog input voltage range is 0V to +5V when using a reference voltage of +5V.

PRODUCT HIGHLIGHTS

1. The AD7578 is a complete 12-bit A/D converter in a 24-pin package requiring only a few passive components and a voltage reference.
2. Autozero cycle realizes very low offset voltages, typically 100 μ V.
3. Standard microprocessor control signals to allow easy interfacing to most popular 8- and 16-bit microprocessors.
4. Monolithic construction for increased reliability and small 0.3", 24-pin DIP.

ORDERING INFORMATION¹

Total Unadjusted Error $T_{min} - T_{max}$	Temperature Range and Package Options ²		
	0 to +70°C Plastic (N-24)	-25°C to +85°C Hermetic ³ (D-24A)	-55°C to +125°C Hermetic ³ (D-24A)
± 1 LSB	AD7578KN	AD7578BD	AD7578TD

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³Analog Devices reserves the right to ship either ceramic or cerdip hermetic packages.

SPECIFICATIONS

($V_{DD} = +15V$, $V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF} = +5.0V$
 $f_{CLK} = 140kHz$ external, all specifications T_{min} to T_{max} unless otherwise noted).

Parameter	K Version ¹	B Version ¹	T Version ¹	Units	Conditions/Comments
ACCURACY					
Resolution	12	12	12	Bits	
Total Unadjusted Error ²	± 1	± 1	± 1	LSB max	
Differential Nonlinearity	± 3/4	± 3/4	± 3/4	LSB max	No missing codes guaranteed
Full Scale Error (Gain Error)	± 1/4	± 1/4	± 1/4	LSB max	Full Scale TC is typically 1ppm/°C
Offset Error	± 1/4	± 1/4	± 1/4	LSB max	Offset Error TC is typically 1ppm/°C
ANALOG INPUT					
Analog Input Range	0 to +5	0 to +5	0 to +5	V	$V_{REF} = +5.0V$
C_{AIN} , Input Capacitance	8	8	8	pF typ	
I_{AIN} , Input Leakage Current + 25°C	10	10	10	nA max	AIN_0 to +5V
T_{min} to T_{max}	100	100	100	nA max	
REFERENCE INPUT					
V_{REF} (For Specified Performance)	+5	+5	+5	V	± 5%
V_{REF} Range	+4 to +6	+4 to +6	+4 to +6	V	Degraded transfer accuracy
V_{REF} Input Reference Current	1.0	1.0	1.0	mA max	$V_{REF} = +5.0V$
POWER SUPPLY REJECTION					
V_{DD} Only	± 1/8	± 1/8	± 1/8	LSB typ	$V_{DD} = +14.25V$ to +15.75V $V_{SS} = -5V$
V_{SS} Only	± 1/8	± 1/8	± 1/8	LSB typ	$V_{SS} = -4.75V$ to -5.25V $V_{DD} = +15V$
LOGIC INPUTS					
RD (Pin 16), CS (Pin 17), \overline{WR} (Pin 18)					
BYSL (Pin 19)					
V_{IL} Input Low Voltage	+0.8	+0.8	+0.8	V max	$V_{CC} = +5V \pm 5\%$
V_{IH} Input High Voltage	+2.4	+2.4	+2.4	V min	
I_{IN} Input Current + 25°C	± 1	± 1	± 1	µA max	$V_{IN} = 0$ to V_{CC}
T_{min} to T_{max}	+10	+10	+10	µA max	
C_{IN} Input Capacitance ³	10	10	10	pF max	
CLK (Pin 21)					
V_{IL} , Input Low Voltage	+0.8	+0.8	+0.8	V max	$V_{CC} = +5V \pm 5\%$
V_{IH} , Input High Voltage	+3.0	+3.0	+3.0	V min	
I_{IL} , Input Low Current	± 10	± 10	± 10	µA max	
I_{IH} , Input High Current	+1.5	+1.5	+1.5	mA max	
LOGIC OUTPUTS					
DB0–DB7 (Pins 8–15), \overline{BUSY} (Pin 20) ⁴					
V_{OL} , Output Low Voltage	+0.4	+0.4	+0.4	V max	$V_{CC} = +5V \pm 5\%$, $I_{SINK} = 1.6mA$ ⁴
V_{OH} , Output High Voltage	+4.0	+4.0	+4.0	V min	$V_{CC} = +5V \pm 5\%$, $I_{SOURCE} = 200\mu A$
Floating State Leakage Current (Pins 8–15)	± 1	± 1	± 1	µA max	$V_{OUT} = 0V$ to V_{CC}
Floating State Output Capacitance	15	15	15	pF max	
CONVERSION TIME⁵					
With External Clock	100	100	100	µs min	$f_{CLK} = 140kHz$
With Internal Clock, $T_A = +25^\circ C$	100/150	100/150	100/150	µs min/max	Using recommended clock components as shown in Figure 6.
POWER REQUIREMENTS⁶					
V_{DD}	+15	+15	+15	V NOM	± 5% for specified performance
V_{SS}	-5	-5	-5	V NOM	± 5% for specified performance
V_{CC}	+5	+5	+5	V NOM	± 5% for specified performance
I_{DD}	7.5	7.5	7.5	mA max	Typically 4mA with $V_{DD} = +15V$
I_{SS}	7.5	7.5	7.5	mA max	Typically 3mA with $V_{SS} = -5V$
I_{CC}	100	100	100	µA typ	$V_{IN} = V_{IL}$ or V_{IH}
	1.0	1.0	1.0	mA max	
Power Dissipation	75	75	75	mW typ	$\overline{WR} = \overline{RD} = \overline{CS} = \overline{BUSY} = \text{Logic HIGH}$

NOTES

¹Temperature Range as follows: K Version; 0 to +70°C

B Version; -25°C to +85°C

T Version; -55°C to +125°C

²Includes Full Scale Error, Offset Error and Relative Accuracy.

³Sample tested to ensure compliance.

⁴ I_{SINK} for \overline{BUSY} (pin 20) is 1.0 milliamp.

⁵Conversion Time includes autozero cycle time.

⁶Power supply current is measured when AD7578 is inactive i.e., $\overline{WR} = \overline{RD} = \overline{CS} = \overline{BUSY} = \text{Logic HIGH}$.

Specifications subject to change without notice.

TIMING SPECIFICATIONS¹ ($V_{DD} = +15V, V_{CC} = +5V, V_{SS} = -5V, V_{REF} = +5V$)

Parameter	Limit at +25°C (All Grades)	Limit at T_{min}, T_{max} (K & B Grades)	Limit at T_{min}, T_{max} (T Grade)	Units	Conditions/Comments
t_1	0	0	0	ns min	\overline{CS} to \overline{WR} Setup Time
t_2 (INT) ²	200	240	280	ns min	\overline{WR} Pulse Width (Internal Clock Operation)
t_2 (EXT) ²	10	10	10	μ s min	\overline{WR} Pulse Width (External Clock Operation)
t_3	0	0	0	ns min	\overline{CS} to \overline{WR} Hold Time
t_4	130	160	200	ns typ	\overline{WR} to \overline{BUSY} Propagation Delay
	200	250	300	ns max	
t_5	0	0	0	ns min	\overline{BUSY} to \overline{CS} Setup Time
t_6	0	0	0	ns min	\overline{CS} to \overline{RD} Setup Time
t_7	200	240	280	ns min	\overline{RD} Pulse Width
t_8	0	0	0	ns min	\overline{CS} to \overline{RD} Hold Time
t_9	50	50	50	ns min	\overline{BYSL} to \overline{RD} Setup Time
t_{10}	0	0	0	ns min	\overline{BYSL} to \overline{RD} Hold Time
t_{11} ³	150	180	200	ns typ	\overline{RD} to Valid Data (Bus Access Time)
	200	240	280	ns max	
t_{12} ⁴	20	20	20	ns min	\overline{RD} to Three State Output
	130	160	180	ns max	(Bus Relinquish Time)

NOTES

¹Timing Specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with $t_r = t_f = 20$ ns (10% to 90% of +5V) and timed from a voltage level of +1.6V. Data is timed from V_{OH}, V_{OL} .

²When using an external clock source the \overline{WR} pulse width must be extended to provide the minimum auto-zero cycle time of 10 μ s. See "External Clock Operation".

³ t_{11} is measured with the load circuits of Figure 3 and defined as the time required for an output to cross 0.8V or 2.4V.

⁴ t_{12} is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 4.

Specifications subject to change without notice.






Figure 1. Start Cycle Timing




NOTES
THE TWO-BYTE CONVERSION RESULT CAN BE READ IN EITHER ORDER. FIGURE IS FOR LOW BYTE, HIGH BYTE ORDER.
IF \overline{BYSL} CHANGES WHILE \overline{CS} & \overline{RD} ARE LOW THE DATA WILL CHANGE TO REFLECT THE \overline{BYSL} INPUT.


Figure 2. Read Cycle Timing




a. High-Z to V_{OH}



b. High-Z to V_{OL}



a. V_{OH} to High-Z



b. V_{OL} to High-Z

Figure 3. Load Circuits for Access Time Test (t_{11})

Figure 4. Load Circuits for Output Float Delay Test (t_{12})

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise stated)

V _{DD} to DGND	-0.3V, +17V
V _{SS} to DGND	+0.3V, -7V
AGND to DGND	-0.3V, V _{REF} + 0.3V
V _{CC} to DGND	-0.3V, V _{DD} + 0.3V
V _{REF} to AGND	-0.3V, V _{DD} + 0.3V
AIN to AGND	-0.3V, V _{DD} + 0.3V
Digital Input Voltage to DGND		
(Pins 16-19, 21)	-0.3V, V _{DD} + 0.3V
Digital Output Voltage to DGND		
(Pins 8-15, 20)	-0.3V, V _{DD} + 0.3V

Operating Temperature Range

Commercial (K Version)	0 to +70°C
Industrial (B Version)	-25°C to +85°C
Extended (T Version)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C
Power Dissipation (Any Package)		
to +75°C	1,000mW
Derate above +75°C by	10mW/°C


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



DIP PIN CONFIGURATION



READING DATA

The 12-bit conversion data plus a converter status flag are available over an 8-bit wide data bus. Data is transferred from the AD7578 in right-justified format (i.e., the LSB is the most right-hand bit in a 16-bit word). Two READ operations are required, the Byte Select (BYSL) input determining which byte—8 least significant bits or 4 most significant bits plus status flag—is to be read first.

Since the AD7578 uses the successive approximation register (SAR) to hold conversion results (refer to Functional Diagram), it is necessary to wait until a conversion is finished before reading valid 12-bit data. Executing a READ instruction (HIGH or LOW byte) to the AD7578 while a conversion is in progress will place the existing contents of the SAR onto the data bus. Three different approaches can ensure valid 12-bit data is available for reading.

1. Insert a software delay greater than the ADC conversion time between the conversion start instruction and the data read instructions.
2. At user-defined intervals after a conversion start instruction, poll the internal converter status flag, BUSY. This signal is available on pin 10 during a HIGH byte READ instruction and is the most left-hand bit in a 16-bit right-justified word. The status bit can be shifted into a microprocessor's accumulator-carry position for testing (BUSY is HIGH during conversion).
3. Use the externally available $\overline{\text{BUSY}}$ (pin 20) signal as an interrupt to the microprocessor. This signal is LOW during a conversion and returns HIGH at conversion end.

Executing a WRITE instruction to the AD7578 while a conversion is in progress will restart the conversion.

PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	CAZ	Autozero Capacitor Input. Connect other side of capacitor to AGND.
2	AIN	Analog Input
3	N/C	No Connect pin
4	V _{REF}	Voltage reference input. The AD7578 is specified with V _{REF} = + 5.0V.
5	AGND	Analog Ground
6	DGND	Digital Ground
7	V _{CC}	Logic Supply. For V _{CC} = + 5V digital inputs and outputs are TTL compatible.
8-15		Three state data outputs. They become active when \overline{CS} & \overline{RD} are brought low. Individual pin function is dependent upon the Byte Select (BYSL) input.

DATA BUS OUTPUT, \overline{CS} & \overline{RD} = LOW

	BYSL = HIGH	BYSL = LOW
Pin 8	BUSY ¹	DB7
Pin 9	LOW ²	DB6
Pin 10	LOW ²	DB5
Pin 11	LOW ²	DB4
Pin 12	DB11 (MSB)	DB3
Pin 13	DB10	DB2
Pin 14	DB9	DB1
Pin 15	DB8	DB0 (LSB)

¹BUSY (Pin 8) is a converter status flag and is HIGH during a conversion.

²Pins 9-11 output a logic LOW when BYSL is HIGH.

DB11-DB0 are the 12-bit conversion results, DB11 is the MSB.

16	\overline{RD}	READ input. This active LOW signal, in combination with \overline{CS} , is used to enable the output data three-state drivers.
17	\overline{CS}	CHIP SELECT Input. Decoded device address, active LOW. Used in combination with either \overline{RD} or \overline{WR} for control.
18	\overline{WR}	WRITE Input. This active LOW signal, in combination with \overline{CS} , is used to start a new conversion. When the AD7578 internal clock is used, the minimum \overline{WR} pulse width is t ₂ (INT). When an external clock source is used, the minimum \overline{WR} pulse width must be extended to include the autozero cycle time. For external clock operation, the minimum \overline{WR} pulse width is t ₂ (EXT).
19	BYSL	BYTE SELECT. This control input determines whether the high or low byte of data is placed on the output data bus during a data READ operation (\overline{CS} & \overline{RD} LOW). See description of pins 8-15.
20	\overline{BUSY}	\overline{BUSY} indicates converter status. \overline{BUSY} is LOW during conversion, otherwise \overline{BUSY} is held at a logic HIGH.
21	CLK	CLOCK Input for internal/external clock operation. Internal : Connect R _{CLK} and C _{CLK1} /C _{CLK2} timing components. See Figure 6 and Figure 7. External : Connect external 74HC compatible clock source as shown in Figure 8.
22	N/C	No connect pin.
23	V _{SS}	Negative supply, - 5V.
24	V _{DD}	Positive supply, + 15V.

Operating Information

OPERATIONAL DIAGRAM

An operational diagram for the AD7578 is shown in Figure 5. The only passive components required are the autozero capacitor C_{AZ} and timing components R_{CLK} , C_{CLK1} & C_{CLK2} for the internal clock oscillator. If the AD7578 is to be used with an external clock source, then only C_{AZ} is required. Individual pin functions are described in detail on the previous page.




Figure 5. AD7578 Operational Diagram

INTERNAL CLOCK OPERATION

The clock circuitry for internal clock operation is shown in Figure 6 and the AD7578 operating waveforms are shown in Figure 7.





Figure 6. Circuitry Required for Internal Clock Operation



* $t_2(INT)$ IS THE MINIMUM WRITE PULSE WIDTH WHEN USING INTERNAL CLOCK. SEE TIMING SPECIFICATIONS.

Figure 7. Operating Waveforms - Internal Clock

Between conversions ($\overline{BUSY} = \text{HIGH}$) the AD7578 is in the autozero cycle. When \overline{WR} goes LOW (with \overline{CS} LOW) to start a new conversion, the autozero capacitor C_{AZ} charges to $A_{IN} - V_{OS}$ where V_{OS} is the input offset voltage of the autozero comparator.

A minimum time of $10\mu\text{s}$ is required for this autozero cycle. In applications using the internal clock oscillator, it is not necessary for \overline{WR} to remain LOW for this period of time since it is automatically provided by the AD7578. This is achieved by switching a constant current load across the clock capacitors, C_{CLK1} and C_{CLK2} , causing the voltage at the CLK input pin to slowly decay from V_{CC} . This occurs after \overline{WR} returns HIGH. The Schmitt trigger circuit monitoring the voltage on the CLK input ends the autozero cycle when its LOW input trigger level is reached. At this point, the constant current load across the clock capacitors is removed allowing them to charge towards V_{CC} via R_{CLK} . When the voltage at the CLK input reaches the HIGH trigger level, the constant current load is replaced across C_{CLK1} and C_{CLK2} . The MSB decision is made when the LOW trigger level is reached. This cycle repeats itself 12 times to provide 12 clock pulses for the conversion cycle. The circuit arrangement of Figure 6 provides the relatively slow autozero cycle time at the beginning of a conversion while allowing the clock oscillator to speed up once the autozero cycle is complete.

EXTERNAL CLOCK OPERATION

For external clock operation R_{CLK} , C_{CLK1} and C_{CLK2} are discarded and the CLK input is driven from a 74HC compatible clock source. The AD7578 \overline{WR} pulse width must now be extended to provide the minimum autozero cycle time of $10\mu\text{s}$ since this is no longer provided automatically by the AD7578. Referring to the operating waveforms of Figure 9, the minimum \overline{WR} pulse width when using an external clock source is $t_2(EXT)$. The \overline{CS} input must now remain valid for the extended \overline{WR} pulse width. It is not necessary to synchronize the external clock source with the extended \overline{WR} pulse width, the MSB decision being made on the second falling edge of the clock input after the \overline{WR} input returns HIGH.





Figure 8. External Clock Operation



* $t_2(EXT)$ IS THE MINIMUM WRITE PULSE WIDTH WHEN USING EXTERNAL CLOCK. SEE TIMING SPECIFICATIONS.


Figure 9. Operating Waveforms - External Clock

AD7579/AD7580


FEATURES

20 μ s Conversion Time
On-Chip Sample-Hold
50kHz Sampling Rate
25kHz Full-Power Input Bandwidth
Choice of Data Formats
Single +5V Supply
Low Power (50mW)
Skinny 24-Pin DIP and 28-Terminal Surface Mount Packages

AD7579 FUNCTIONAL BLOCK DIAGRAM



AD7580 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7579 and AD7580 are 10-bit, successive approximation ADCs. They have differential analog inputs that will accept unipolar or bipolar input signals while operating from only a single +5V supply. Input ranges of 0 to +2.5V, 0 to +5V and $\pm 2.5V$ are possible with no external signal conditioning. Only an external 2.5V reference and clock and control signals are required to make them operate.

With conversion time of less than 20 μ s and an on-chip sample-hold amplifier, the devices are ideally suited for digitizing ac signals. The maximum sampling rate is 50kHz, giving an input bandwidth of 25kHz. The parts are specified not only with traditional static specifications such as linearity and offset but also with dynamic specifications (SNR, Harmonic Distortion, IMD).

The AD7579 and AD7580 are microprocessor-compatible with standard microprocessor control inputs (\overline{CS} , \overline{RD} , \overline{WR} , RDY, INT) and data outputs capable of interfacing to high-speed data buses. There is a choice of data formats, with the AD7579 offering an (8+2) read and the AD7580 offering a 10-bit parallel word.

Space saving and low power are also features of these devices. They dissipate less than 50mW from a single +5V supply and are offered in a 0.3", 24-pin package and in 28-terminal plastic/ceramic chip carriers for surface mounting.

PRODUCT HIGHLIGHTS

- 20 μ s conversion time with on-chip sample-hold makes the AD7579 and AD7580 ideal for audio and higher bandwidth signals, e.g., modem applications.
- Differential analog inputs can accept unipolar or bipolar input signals, but only a single, +5V power supply is needed.
- Versatile and easy-to-use digital interface has fast bus access/relinquish times, allowing connection to most popular microprocessors.

SPECIFICATIONS¹ ($V_{DD} = +5V \pm 5\%$; $V_{REF} = +2.5V$, $AGND = DGND = 0V$; $f_{CLK} = 2.5MHz$; All specifications T_{min} to T_{max} unless otherwise noted. Test conditions as in Figure 12 unless otherwise stated).

Parameter	J, A Versions	K, B Versions	S Version	Units	Conditions/Comments
STATIC CHARACTERISTICS					
Resolution	10	10	10	Bits	These specifications apply for the three Analog Input Ranges. See Differential Applications.
Integral Nonlinearity	± 1	$\pm 1/2$	± 1	LSB max	No missing codes guaranteed over the full temperature range ² .
Differential Linearity Error	± 0.9	± 0.9	± 0.9	LSB max	
Full-Scale Error	± 5	± 5	± 5	LSB max	
Zero Code Error ³	± 2	± 1	± 2	LSB max	Connected as in Figure 12.
	± 3	± 2	± 3	LSB max	Connected as in Figure 14 or 15.
Power Supply Rejection	± 0.5	± 0.5	± 0.5	LSB max	$4.75V < V_{DD} < 5.25V$
DYNAMIC CHARACTERISTICS^{4,5}					
Conversion Time ⁶	16.9	16.9	16.9	μs min	$f_{CLK} = 2.5MHz$, $t_{WR} = 100ns$.
	18.5	18.5	18.5	μs max	See Functional Description.
Sampling Rate	50	50	50	kHz max	
Clock Range	250/2.5	250/2.5	250/2.5	kHz min/MHz max	
Signal-to-Noise Ratio	55	55	55	dB min	See Terminology. $T_A = 25^\circ C$.
	58	60	58	dB typ	
Total Harmonic Distortion	-58	-58	-58	dB max	$T_A = 25^\circ C$.
	-64	-68	-64	dB typ	
Intermodulation Distortion	-67	-67	-67	dB typ	This is characterized to both SMPTE and CCITT standards. $T_A = 25^\circ C$.
Slew Rate	160	160	160	mV/ μs max	See Terminology
ANALOG INPUT RANGES⁷					
Figure 12					AD7579/AD7580 connected as in Figure 12
Span	V_{REF}	V_{REF}	V_{REF}	V max	
Common-Mode Range	0 to V_{DD}	0 to V_{DD}	0 to V_{DD}	V max	
CMRR	0.5	0.5	0.5	LSB/V typ	AD7579/AD7580 connected as in Figure 14
Figure 14					AD7579/AD7580 connected as in Figure 14
Span	$2V_{REF}$	$2V_{REF}$	$2V_{REF}$	V max	
Common-Mode Range	0 to $2V_{DD}$	0 to $2V_{DD}$	0 to $2V_{DD}$	V max	
CMRR	0.5	0.5	0.5	LSB/V typ	
Figure 15					AD7579/AD7580 connected as in Figure 15
Span	$2V_{REF}$	$2V_{REF}$	$2V_{REF}$	V max	
Common-Mode Range	$-V_{REF}$ to $(2V_{DD} - V_{REF})$	$-V_{REF}$ to $(2V_{DD} - V_{REF})$	$-V_{REF}$ to $(2V_{DD} - V_{REF})$	V max	
CMRR	0.5	0.5	0.5	LSB/V typ	
ATTENUATOR INPUT RESISTANCE	5/15	5/15	5/15	k Ω min/k Ω max	10k Ω typical. Resistance measured between $V_{IN}(+)$ A, $V_{IN}(+)B$ or $V_{IN}(-)A$, $V_{IN}(-)B$
COMPARATOR INPUT RESISTANCE	10	10	10	M Ω min	AD7579/AD7580 connected as in Figure 12
REFERENCE INPUT					
V_{REF} (For Specified Performance)	+2.5	+2.5	+2.5	V	$\pm 5\%$
I_{REF}	1.5	1.5	1.5	mA max	
LOGIC INPUTS					
CS, RD, WR, HBEN, CLK					
V_{INL} , Input Low Voltage	0.8	0.8	0.8	V max	
V_{INH} , Input High Voltage	2.4	2.4	2.4	V min	
I_{IN} , Input Current					
25 $^\circ C$	± 1	± 1	± 1	μA max	$V_{IN} = 0$ or V_{DD}
T_{min} to T_{max}	± 10	± 10	± 10	μA max	$V_{IN} = 0$ or V_{DD}
C_{IN} , Input Capacitance ⁴	10	10	10	pF max	
LOGIC OUTPUTS					
DB0 to DB7 (DB9)					
V_{OL} , Output Low Voltage	0.4	0.4	0.4	V max	$I_{SINK} = 1.6mA$
V_{OH} , Output High Voltage	4.0	4.0	4.0	V min	$I_{SOURCE} = 400\mu A$
Floating State Leakage Current	± 1	± 1	± 10	μA max	$V_{OUT} = 0$ to V_{DD}
Floating State Output Capacitance ⁴	10	10	10	pF max	
RDY, INT					
V_{OL} , Output Low Voltage	0.4	0.4	0.4	V max	$I_{SINK} = 1.6mA$
POWER REQUIREMENT					
V_{DD}	+5	+5	+5	V	$\pm 5\%$ for Specified Performance
I_{DD}	10	10	10	mA max	Typically 5mA with $V_{DD} = +5V$
Power Dissipation	50	50	50	mW max	

NOTES

¹Temperature Ranges as follows:

J, K Versions; 0 to +70 $^\circ C$

A, B Versions; -25 $^\circ C$ to +85 $^\circ C$

S Version; -55 $^\circ C$ to +125 $^\circ C$

²Zero code error and gain error adjusted to zero.

³Zero code error is measured with respect to an ideal first code transition which occurs at 1/2LSB.

⁴Sample tested at 25 $^\circ C$ to ensure compliance.

⁵These specifications apply for full-scale input signals up to 20kHz.

⁶Accuracy may degrade at conversion times other than those specified.

⁷ $V_{IN}(+)$ must always be equal to or more positive than $V_{IN}(-)$, in Figures 12, 14, 15.

Specifications subject to change without notice.

TIMING SPECIFICATIONS¹

($V_{DD} = +5V \pm 5\%$, $V_{REF} = +2.5V$, $AGND = DGND = 0V$)

Parameter ^{2,3,4}	Limit at 25°C (All Grades)	Limit at T_{min}, T_{max} (J, K, A, B Grades)	Limit at T_{min}, T_{max} (S Grade)	Units	Test Conditions/Comments
t_1	0	0	0	ns min	\overline{CS} to \overline{WR} Setup Time
t_2	40	50	50	ns min	\overline{WR} Pulse Width
t_3	0	0	0	ns min	\overline{CS} to \overline{WR} Hold Time
t_4	100	100	120	ns max	\overline{WR} to \overline{INT} Propagation Delay
t_5	0	0	0	ns min	\overline{CS} to \overline{RD} Setup Time
t_6	t_{12}	t_{12}	t_{12}	ns min	\overline{RD} Pulse Width
t_7	0	0	0	ns min	\overline{CS} to \overline{RD} Hold Time
t_8	20	20	30	ns min	HBEN to \overline{RD} Setup Time
t_9	10	10	10	ns min	HBEN to \overline{RD} Hold Time
t_{10}	110	135	150	ns min	RDY Access Time
t_{11}	100	100	120	ns max	\overline{RD} to \overline{INT} Propagation Delay
t_{12}	110	135	150	ns max	Data Access Time After \overline{RD}
t_{13}	10	10	10	ns min	Data Hold Time, RDY Hold Time
	65	80	90	ns max	

NOTES

- Timing specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with $t_R = t_F = 20\text{ns}$ (10% to 90% of +5V) and timed from a voltage level of +1.6V.
 - t_4 , t_{10} , t_{11} and t_{12} are measured with the load circuits of Figures 3 and 5 and defined as the time required for an output to cross 0.8V or 2.4V.
 - t_{13} is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 4.
 - \overline{INT} and RDY are open-drain outputs and need 3k Ω external pull-up resistors for operation.
- Specifications subject to change without notice.




Figure 1. AD7579/AD7580 Start Cycle Timing




Figure 2. AD7579/AD7580 Read Cycle Timing




Figure 3. Load Circuits for Access Time Tests (t_{12})




Figure 4. Load Circuits for Output Float Delay (t_{13})




Figure 5. Load Circuit for \overline{INT} Propagation Delays

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to AGND	-0.3V to +7V
V_{DD} to DGND	+0.3V to +7V
AGND to DGND	-0.3V, V_{DD}
Digital Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
Digital Output Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
CLK Input Voltage to DGND	-0.3V, $V_{DD} + 0.3V$
V_{REF} to AGND	-0.3V, V_{DD}
$V_{IN}(+)A, V_{IN}(+)B$ to AGND (Figure 12)	-0.3V, $V_{DD} + 0.3V$
$V_{IN}(-)A, V_{IN}(-)B$ to AGND (Figure 12)	-0.3V, $V_{DD} + 0.3V$
$V_{IN}(+)A$ to AGND (Figure 14)	-0.6V, $2V_{DD} + 0.6V$
$V_{IN}(-)A$ to AGND (Figure 14)	-0.6V, $2V_{DD} + 0.6V$
$V_{IN}(+)A$ to AGND (Figure 15)	$-V_{DD} - 0.3V, +V_{DD} + 0.3V$

$V_{IN}(-)A$ to AGND (Figure 15)	$-V_{DD} - 0.3V, +V_{DD} + 0.3V$
Operating Temperature Range		
Commercial (J, K Versions)	0 to +70°C
Industrial (A, B Versions)	-25°C to +85°C
Extended (S Version)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C
Power Dissipation (Any Package)	+75°C 450mW
Derates Above +75°C by	6mW/°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

LEAST SIGNIFICANT BIT (LSB)

An ADC with 10-bit resolution can resolve one part in 2^{10} (1/1024 of full scale). For the AD7579/AD7580 operating in the unipolar range with 2.5V span, one LSB is 2.44mV.

ZERO CODE ERROR

This is a measure of the difference between the ideal (0.5LSB) and the actual differential analog input level required to produce the first positive LSB code transition (00 . . . 00 to 00 . . . 01).

FULL-SCALE ERROR

The ideal difference between the first transition voltage and last transition voltage for an ADC is (F.S. - 2LSB). AD7579/AD7580 Full-Scale Error is defined as the deviation between this ideal difference and the measured difference.

COMMON-MODE RANGE

The voltage at both inputs to the AD7579/AD7580 can be raised above or lowered below analog ground potential, providing $V_{IN}(+)$ is equal to or more positive than $V_{IN}(-)$. Figures 12, 14, and 15 show circuits for various Analog Input Ranges. The Common-Mode Range represents the voltage extremes which can be applied to the circuits of Figure 12, 14 or 15. For example, when the AD7579/AD7580 is connected as in Figure 15, the Common-Mode Range is -2.5V to +7.5V.

SLEW RATE

Slew Rate is the maximum allowable rate of change of input signal such that the digital sample values are not in error. The Slew Rate performance of AD7579/AD7580 allows sampling of an input full-scale (2.5V pk-pk) sine wave up to 20kHz.

SIGNAL-TO-NOISE RATIO

Signal-to-Noise Ratio (SNR) is measured signal to noise at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine-wave input is given by:

$$SNR = (6.02N + 1.76) \text{ dB},$$

where N is the number of bits in the ADC. Thus for an ideal 10-bit ADC, SNR = 62dB.

INTERMODULATION DISTORTION

With inputs consisting of sine waves at two frequencies, f_a and f_b , any active device with nonlinearities will create distortion products, of order $(m+n)$, at sum and difference frequencies of $m f_a \pm n f_b$, where $m, n = 0, 1, 2, 3, \dots$. Intermodulation terms are those for which m or n is not equal to zero.

HARMONIC DISTORTION

Harmonic distortion is the ratio of the square root of the sum-of-the-squares of the rms values of the harmonics to the rms value of the fundamental. For the AD7579/AD7580, Harmonic Distortion is:

$$20 \log \frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)}}{V_1} \text{ dB},$$

where V_1 is the rms amplitude of the fundamental and V_2, V_3, V_4, V_5, V_6 are the rms amplitudes of the individual harmonics.

ORDERING INFORMATION^{1,2}

INL	Temperature Range and Package Options ³				
	Plastic DIP (N-24) 0 to +70°C	Hermetic DIP (Q-24) -25°C to +85°C	Hermetic DIP (Q-24) -55°C to +125°C	PLCC ⁴ (P-28A) 0 to +70°C	LCCC ⁵ (E-28A) -55°C to +125°C
±1LSB	AD7579JN	AD7579AQ	AD7579SQ	AD7579JP	AD7579SE
±1/2LSB	AD7579KN	AD7579BQ		AD7579KP	

INL	Temperature Range and Package Options ³				
	Plastic DIP (N-24) 0 to +70°C	Hermetic DIP (Q-24) -25°C to +85°C	Hermetic DIP (Q-24) -55°C to +125°C	PLCC ⁴ (P-28A) 0 to +70°C	LCCC ⁵ (E-28A) -55°C to +125°C
±1LSB	AD7580JN	AD7580AQ	AD7580SQ	AD7580JP	AD7580SE
±1/2LSB	AD7580KN	AD7580BQ		AD7580KP	

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.
Contact your local sales office for military data sheet.







²Analog Devices reserves the right to ship ceramic (package outline D-24A) packages in lieu of cerdip (package outline Q-24) packages.

³See Section 13 for package outline information.

⁴PLCC: Plastic Leaded Chip Carrier.

⁵LCCC: Leadless Ceramic Chip Carrier.

PIN CONFIGURATIONS



PIN FUNCTION DESCRIPTION (DIP PACKAGE)

Mnemonic	Pin Number	Description	Mnemonic	Pin Number	Description		
	AD7579	AD7580		AD7579	AD7580		
$V_{IN(+)}A$	1	1	Analog Input Pin.	DGND	12	12	Digital Ground.
$V_{IN(+)}B$	2	2	Analog Input Pin.	HBEN	13	-	High Byte Enable Input. Used in AD7579 for 2 Byte Reading. See Tables II, IV. Either the High Byte or the Low Byte may be read first.
$V_{IN(-)}A$	3	3	Analog Input Pin.				
$V_{IN(-)}B$	4	4	Analog Input Pin. The four analog input pins connect to the on-chip input attenuator (see Figure 6) and may be configured as in Table I for various input ranges.	RDY	14	13	Open Drain Output. This is accessed during Read Cycle. When accessed, it is low during conversion and high impedance when conversion is complete.
V_{REF}	5	5	V_{REF} Input. This is nominally +2.5V.				Three-State Data Outputs on AD7579. The data format is right justified.
AGND	6	6	Analog Ground	DB0-DB7	15-22	-	Three-State Data Outputs on AD7580.
\overline{CS}	7	7	Chip Select Input.	DB0-DB9	-	14-23	Internal connection. This pin is connected internally on the AD7579. It should be left open and not used as a feed-through pin in double-sided printed circuit boards.
\overline{WR}	8	8	Write Input. Used with \overline{CS} to start conversion. See Tables II, III.	I.C.	23	-	Positive Power Supply. This is +5V nominal.
\overline{RD}	9	9	Read Input. Used with \overline{CS} to read data. See Tables II, III.				
\overline{INT}	10	10	Open Drain Output. High impedance during conversion. Goes low when conversion is complete.				
CLK	11	11	Clock Input.	V_{DD}	24	24	

Analog Input Range	Connections				Analog Input Span	Common-Mode Range
	$V_{IN(+)}A$	$V_{IN(+)}B$	$V_{IN(-)}A$	$V_{IN(-)}B$		
Figure 12	$V_{IN(+)}$	$V_{IN(+)}$	$V_{IN(-)}$	$V_{IN(-)}$	2.5V	0V to +5V
Figure 14	$V_{IN(+)}$	AGND	$V_{IN(-)}$	AGND	5V	0V to +10V
Figure 15	$V_{IN(+)}$	V_{REF}	$V_{IN(-)}$	V_{REF}	5V	-2.5V to +7.5V

\overline{CS}	\overline{WR}	\overline{RD}	HBEN	Function
1	X	X	X	Not Selected
0	1	1	X	Selected, WAIT for \overline{WR} , \overline{RD}
0	\overline{L}	1	X	Start Conversion on \overline{L} of \overline{WR}
0	1	0	0	Enable ADC Data (8 LSBs)*
0	1	0	1	Enable ADC Data (2 MSBs)*

*Data is Right Justified.

Table I. Analog Input Ranges

Table II. AD7579 Truth Table

\overline{CS}	\overline{WR}	\overline{RD}	Function
1	X	X	Not Selected
0	1	1	Selected, WAIT for \overline{WR} , \overline{RD}
0	\overline{L}	1	Start Conversion on \overline{L} of \overline{WR}
0	1	0	Enable ADC data (10 Bits)

Table III. AD7580 Truth Table

HBEN	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
LOW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
HIGH	\overline{EOC} *	0	0	0	0	0	DB9	DB8

* \overline{EOC} is an internal End of Conversion flag.

Table IV. AD7579 Output Data Format

CIRCUIT INFORMATION

ANALOG INPUT CIRCUITRY

The AD7579 is a 10-bit ADC with an (8+2) output bus structure designed for 8-bit microprocessor systems. The AD7580 is a 10-bit ADC with a 10-bit parallel output bus structure. The ADC circuitry is identical in both parts. Block diagrams are shown on the first page of this data sheet.

Figure 6 shows the input circuitry to the ADC comparator. This comparator has differential inputs which are accessed through the attenuator networks made up of resistors R. The attenuators can be used to scale and offset analog input voltages, and this is done in Figures 14 and 15 to alter the basic ADC input range. The analog inputs to the comparator are differential with the provisos that $V+$ is always greater than or equal to $V-$, $V-$ is

greater than or equal to AGND and that $V+$ is less than or equal to V_{DD} . These conditions must be satisfied when using the ADC in any of the voltage ranges.




Figure 6. AD7579/AD7580 Input Circuit

Figure 7 shows an ac equivalent input circuit for the AD7579/AD7580 when used in the 2.5V Unipolar Mode of Figure 12. The ADC comparator is a sampled data comparator and the input circuitry for this is represented by S_A , R_{EQ} and C_A . R_{EQ} is a combination of the switch-on resistance and the input impedance of the comparator. When conversion starts, $V_{IN}(+)$ is sampled for at least $(2t_{CLK} + t_{WR} + 200ns)$ before the comparator goes into the hold mode. This means that the analog input has a minimum of $1.1\mu s$ ($f_{CLK} = 2.5MHz$, $t_{WR} = 100ns$) to settle before the comparator makes a decision. By using the typical values in Figure 7 for R , R_{EQ} and C_A , the input time constant is $50ns$. Settling to $\pm 1/4LSB$ in a 10-bit system takes 8.3 time constants or $415ns$ in this case. This means that $V_{IN}(+)$ has plenty of time to settle before the ADC comparison cycle begins. It is important to remember that any source resistance or source capacitance appearing at the input will also increase the settling time and this should be kept to a minimum in all cases.




Figure 7. AD7579/AD7580 Equivalent Input Circuit During Sampling

With a 2.5MHz clock, the AD7579/AD7580 has a maximum conversion time of $18.5\mu s$. If $1\mu s$ is allowed for reading the data outputs, the maximum sampling rate for the device is 50kHz. This means that the maximum analog input frequency is 25kHz according to the Nyquist theory. The ADC input impedance in the Unipolar Configuration of Figure 12 is $10M\Omega$. A medium bandwidth op amp will drive this at 25kHz. When the input attenuators are used for signal conditioning, the input impedance is $10k\Omega$. The drive requirements on the amplifier will now be greater but any errors resulting will be gain errors only. Suitable op amps for driving the AD7579/AD7580 in any of the input configurations are the AD711, AD OP-27, AD544. These will deliver specified device performance over the input bandwidth.

REFERENCE INPUT

The AD7579/AD7580 V_{REF} input is connected to the on-chip DAC. The input impedance of this is code dependent and the greatest variation occurs when the DAC resistors are at their lower limit. In this case, the impedance changes from $1.75k\Omega$ to $5.25k\Omega$ as the DAC is switched. To ensure that the error during conversion is less than $1/2LSB$, the Reference output impedance should be less than 1Ω . References which satisfy this are the AD580 (shown in Figure 8) and the AD1403 from Analog Devices. If a trimmable reference such as the AD584 is used, it is possible to trim out the ADC full-scale error by adjusting the reference output.

INTERNAL SAMPLE-AND-HOLD

When an ADC without sample-and-hold is used to digitize ac signals, the analog input must not change by more than $1/2LSB$ during the conversion. This puts severe limitations on the allowable input signal bandwidth to such devices. A sample-and-hold amplifier must be used in front of the ADC if increased bandwidth is required. The charge balanced comparator used in the AD7579/AD7580 for the A/D conversion provides the user with an inherent sample-and-hold function. The ADC is specified to work with sampling rates up to 50kHz. This rate allows time to do a conversion and read the result into memory. Since at least two samples are needed to define an input sine wave according to the Nyquist theory, the analog input signal bandwidth for the AD7579/AD7580 is 25kHz. Figures 20, 21 and 22 show the performance of the ADC when digitizing ac signals.




Figure 8. Using the AD580 as the Reference for the AD7579/AD7580

While the AD7579/AD7580 is converting, $V+$ (see Figure 6) is held and $V-$ is being tracked. This limits the rate of change, dv/dt , on $V_{IN}(-)$. For example, if the Common-Mode frequency is 60Hz, then the allowable amplitude of this to introduce no more than $1/2LSB$ linearity error is $160mV$ pk-pk. As the Common-Mode frequency increases, this allowable amplitude decreases. Figure 9 shows how a $100mV$ pk-pk Common-Mode signal affects linearity error as its frequency is increased up to 1kHz.




Figure 9. AD7579/AD7580 Error vs. Common-Mode Frequency

CLOCK INPUT

The AD7579/AD7580 is specified to operate with a 2.5MHz clock on the CLK input pin. This pin may be driven directly by CMOS or TTL buffers. The mark/space ratio on the clock can vary from 40/60 to 60/40. As the clock frequency is slowed down, it can result in slightly degraded accuracy performance. This is due to leakage effects on the hold capacitor in the internal sample-and-hold. Figure 10 is a typical plot of accuracy versus clock frequency for the ADC.




Figure 10. Normalized Linearity Error vs. Clock Frequency

FUNCTIONAL DESCRIPTION

Figure 11 shows the events sequence when the AD7579/AD7580 is converting. The device is selected when \overline{CS} goes low and the first phase of conversion begins when \overline{WR} goes low. This is an initialization phase and causes the internal DAC to be set to full scale, comparators set to auto-zero and $V+$ (see Figure 6) to be sampled. The second phase begins some time after \overline{WR} goes back high. This time can vary between 0 and 4 clock periods and depends on the state of an on-chip divide-by-4 counter which is used for internal synchronization. This is the start of the successive approximation procedure. $V+$ is held after 2-1/2 clock periods have elapsed. $V-$ is sampled and the DAC output is switched into the comparator. There is $(1-1/2 \times t_{CLK})$ left for comparison and then the MSB result is latched. The MSB test takes 4 clock cycles as do each of the succeeding bit tests. Thus, the successive approximation always takes 40 clock cycles.




Figure 11. AD7579/AD7580 Conversion Sequence

When all the bits have been tested, the SAR holds a 10-bit word representing the input signal. After a further 2 clock cycles this is transferred to a three state output latch, and three internal flag bits (\overline{RDY} , \overline{INT} , \overline{EOC}) are set. The user can access the data outputs by bringing \overline{RD} and \overline{CS} low. \overline{RDY} and \overline{INT} are both open drain outputs with \overline{RDY} accessed by \overline{RD} and \overline{INT} being permanently available. When \overline{INT} is loaded with the circuit of Figure 5(a), it typically takes 60ns to reach V_{OL} . \overline{EOC}

is only available on the AD7579 (see Table V). It appears on DB7, when reading the high Byte.

When the ADC is finished the conversion, the conditions of $V+$, $V-$ and the comparators are maintained and the ADC is now ready to start a new conversion. If \overline{WR} and CLK are asynchronous, the total time from start to end of conversion is variable. Minimum conversion time is $(t_{WR} + 42 t_{CLK})$, and maximum conversion time is $(t_{WR} + 46 t_{CLK})$.

APPLYING THE AD7579/AD7580

The AD7579/AD7580 has a flexible input stage consisting of two input attenuators. It is possible to realize various analog input ranges by reconfiguring these attenuators. The following diagrams show the ADC connected in the most popular configurations.

DIFFERENTIAL APPLICATIONS

Figure 12 shows the AD7579/AD7580 connected in the standard unipolar mode. Figure 13 and Table V show the ideal input/output




Figure 12. Unipolar 2.5V Operational Diagram




Figure 13. Ideal Input/Output Transfer Characteristic

Differential Analog Input, Volts	Digital Output DB9	DB0
+ 0.000	00 0000 0000	
+ 0.00244	00 0000 0001	
+ 1.24756	01 1111 1111	
+ 1.25	10 0000 0000	
+ 1.25244	10 0000 0001	
+ 2.49512	11 1111 1110	
+ 2.49756	11 1111 1111	

Table V. Input/Output Code Table for Figure 12

transfer characteristic and the input/output code table respectively. Code transitions occur between successive integer LSB values (i.e., 1/2LSB, 3/2LSBs, etc.). The output code is straight binary with 1LSB = $FS/1024 = 2.5/1024V = 2.4mV$. The input voltage span is 2.5V and the common-mode range is 0V to +5V, when $V_{DD} = 5V$. This means that the lowest voltage which can be tolerated at any of the analog inputs is 0V, and the highest voltage which can be tolerated is +5V.

Figures 14 and 15 show the input attenuators on the AD7579/AD7580 configured to change the basic range of the device. A 5V range can be configured by grounding one end of each attenuator and applying the differential input to the other ends. This is shown in Figure 14. The span is 5V and the common-mode range is 0 to +10V. In Figure 15, one end of each attenuator is tied to V_{REF} (2.5V), and this allows each of the other legs to go to -2.5V without causing the comparator input to go negative. Assuming V_{REF} is 2.5V, the span of this circuit is 5V and the common-mode range is -2.5V to +7.5V. Note that reducing V_{DD} below 5 volts causes a corresponding reduction in CMR. See Specifications page for full details.




Figure 14. 5V Span with 0 to 10V CMR




Figure 15. 5V Span with -2.5V to +7.5V CMR




Figure 16. Single-Ended Bipolar Operation, -2.5V to +2.5V

SINGLE-ENDED APPLICATIONS

In many cases, users of the AD7579/AD7580 will want to measure single-ended input voltages (i.e., ground referred signals). The circuits of Figures 12, 14 and 15 can be easily adapted to accept such signals. If $V_{IN(-)}$ in Figure 12 is tied to AGND, then the analog input range is 0V to +2.5V. By connecting $V_{IN(-)}$ of Figure 14 to AGND, the analog input range becomes 0V to +5V. Figure 15 can be modified as in Figure 16 to accept input voltages in the range -2.5V to +2.5V. Each of these circuits are special cases of the Differential Input circuits and are achieved by making the negative input to the internal comparator equal to AGND.

OFFSET AND FULL-SCALE ADJUSTMENT

Figure 17 shows the AD7579/AD7580 connected in the single-ended Unipolar 2.5V range with offset and full-scale calibration circuitry. The zero error of the ADC is the deviation of the actual LSB transition from the ideal LSB transition. In many cases, the zero of the ADC will not need adjustment. When it does, R1 in Figure 17 provides 25mV of adjustment which is sufficient to null out both the op amp and ADC offset error. Resistors R3 and R4 bias $V_{IN(-)}$ to approximately 8mV and ensure that the offset error is never positive. This allows the error to be nulled in the single supply system of Figure 17. Apply +0.5LSB to V_{IN} and adjust R1 until the ADC output code flickers between 00 000 and 00 001.

For full-scale calibration, apply a voltage of (2.5V - 1.5LSB) to V_{IN} . Then adjust R2 until the output code flickers between 11 110 and 11 111. When the full-scale calibration is complete, return to the offset adjustment procedure and check that further adjustment is not necessary.




Figure 17. Offset and Full-Scale Calibration for Single-Ended Circuit




Figure 18a. AD7579/AD7580 and AD625 in a Data Acquisition System




Figure 18b. AD7579/AD7580 and AD648 in a Data Acquisition System

AD7579/AD7580 IN DATA ACQUISITION SYSTEMS

The AD7579/AD7580 is suitable for many data acquisition circuits. Figure 18a shows one such circuit in which a load cell is used to produce a signal in response to an applied force. Typically these transducers produce 30mV full scale per volt of excitation. Since the excitation in this case is 2.5V, the output from the load cell is $\pm 75mV$ when the maximum specified force is applied. The AD625 Instrumentation Amplifier is set for a gain of 33.33 which means that the input signal to the ADC is $\pm 2.5V$. Thus, the AD7579/AD7580 is configured in the single-ended, $\pm 2.5V$ range of Figure 16. When no force is applied to the load cell, the ADC output will sit at mid-scale. With maximum negative force applied the ADC output will be all zeros; whereas, with maximum positive force the output will be all 1s. Offset and gain calibration of this system can be accomplished by trimming the offsets and gain of the instrumentation amplifier.

Figure 18b shows a differential transducer unbalanced by $\approx 10\Omega$ supplying a 0 to 20mV maximum signal. The resistors are chosen for a gain of 125, and the ADC is configured to accept 0 to 2.5V differential signal. This is a lower-cost alternative to using an instrumentation amplifier.

Note that in the circuits of Figure 18, V_{REF} for the ADC and the excitation voltage for the load cell are both +2.5V. If the same reference drives both these points, then the ADC operation is ratiometric which eliminates system errors due to reference drift. The main reason why the same reference would not be used to drive both load cell and ADC is physical location. When the load cell is remote from the ADC circuitry, it might not be practical to have the same drive for both circuits.

APPLICATIONS HINTS

Layout: To obtain the best performance from the AD7579/AD7580, lay it out on a printed circuit board. Digital and analog lines on the board should be separated as much as possible. In particular, take care not to run any digital track adjacent to an analog signal track or underneath the AD7579/AD7580. The analog inputs should be screened by AGND.

Grounding: Establish a single-point analog ground (STAR ground) at Pin 6 (AGND) or as close as possible to the AD7579/AD7580. This is shown in Figure 19. Pin 12 (AD7579/AD7580 DGND) and all other analog grounds should be connected to this single analog ground point. However, do not connect any other digital grounds to this analog ground point. Low impedance analog and digital power supply returns are essential to low noise operation of the ADC and these tracks should be kept as wide as possible.

Noise: Input signal leads to $V_{IN}(+)A$, $V_{IN}(+)B$, $V_{IN}(-)A$, $V_{IN}(-)B$ and signal return leads from AGND (Pin 6) should be kept as short as possible to minimize input noise coupling. In applications where this is not possible a shielded cable between source and ADC is recommended.




Figure 19. Power Supply Grounding Practice

DIGITAL SIGNAL PROCESSING APPLICATIONS

In Digital Signal Processing (DSP) application areas like voice recognition, echo cancellation and adaptive filtering, the dynamic characteristics (SNR, Harmonic Distortion, Intermodulation Distortion) of ADCs are critical. For this reason, the AD7579/AD7580 is specified dynamically as well as with standard D.C. specifications (linearity error, offset error, etc.).

Figure 20 shows a 2048 point FFT plot of an AD7579/AD7580 with an input signal of 3.58kHz. The SNR is 60.1dBs. The largest harmonic appears at $2f_O$ (7.16kHz) and is 70dB down from the fundamental. Harmonics above $3f_O$ are in the noise floor. Note that when SNR is calculated, it includes harmonics.




Figure 20. AD7579/AD7580 Spectral Response

If these were excluded the SNR figure would be closer to the ideal of 62dB for a 10-bit ADC. The relationship between Signal-to-Noise Ratio (SNR) and ADC resolution is expressed in the following equation:

$$\text{SNR} = (6.02N + 1.76)\text{dB}$$

This is for an ideal ADC with no differential or integral linearity errors. These errors will cause a degradation in SNR. By working backwards in the above equation it is possible to get a measure of ADC performance expressed in effective number of bits. This is shown over frequency in Figure 21 for the AD7579/AD7580. The effective number of bits typically falls between 9.7 and 9.8 corresponding to SNRs of 60.0 and 60.6dBs.




Figure 21. AD7579/AD7580 Effective Number of Bits

When a sine wave of specified frequency is applied to the AD7579/AD7580 and several thousand samples are taken, it is possible to plot a histogram showing the frequency of occurrence of each of 1024 ADC codes. A perfect ADC would produce a cusp probability density function described by the equation

$$p(V) = \frac{1}{(A^2 - V^2)^{1/2}}$$

A is the peak amplitude of the sine wave and $p(V)$ the probability of occurrence at the voltage V. If a particular step is wider than the ideal width, then the code associated with that step will accumulate more counts than the code for an ideal step. Likewise, a step narrower than ideal width will have fewer counts. Missing codes are easily seen because a missing code means zero counts for a particular code. The absence of large spikes in the histogram indicates small differential nonlinearity. The actual histogram obtained is shown in Figure 22 and corresponds very well with the ideal cusp shape. It shows that the AD7579/AD7580 has very small differential nonlinearity and no missing codes with an input frequency of 25kHz.




Figure 22. Histogram Plot for AD7579/AD7580

Whenever the AD7579/AD7580 is used to sample ac signals, it is essential that the signal sampling occurs at exactly equal intervals. This minimizes errors due to sampling uncertainty or jitter. The \overline{WR} command for the AD7579/AD7580 needs to be synchronized with the CLK input to ensure equal interval sampling.

Two conditions must be satisfied to ensure proper synchronization: 1) The time interval between successive \overline{WR} signals needs to be long enough to allow a conversion to finish and the data to be read into memory. 2) Because of the internal operation of the ADC, the number of clock pulses between successive write signals must be a multiple of four.

The conversion time for the AD7579/AD7580 has a maximum value of $(t_{WR} + 46 t_{CLK})$. If $4 t_{CLK}$ is allowed for reading the data outputs into a buffer then the interval between successive \overline{WR} signals must be at least $50 t_{CLK}$. The easiest way to satisfy both this requirement and number 2 above is to divide f_{CLK} by 64 to produce the \overline{WR} signal. Alternatively, if a programmable timer/counter on a processor board is available, then it will be possible to easily divide f_{CLK} by 52.

MICROPROCESSOR INTERFACING

Reading Data

Conversion is started in the AD7579/AD7580 by bringing \overline{WR} low. It is recommended that the user wait until conversion is complete before reading data. This can be achieved in any of the following ways:

1. Insert a software delay greater than the ADC conversion time between the conversion start instruction and the data read instructions.
2. Use the externally available \overline{INT} signal to interrupt the microprocessor. This is an open drain output which goes low at the end of conversion.
3. On the AD7579, it is possible to interrogate the \overline{EOC} status flag (See Table IV) to determine when conversion is complete. Reading may then proceed.


MC68000 Interface

Figure 23 shows an interface diagram for the AD7580 and the MC68000. The address decoding means that the AD7580 is a memory mapped device. For example, if the AD7580 is memory mapped as address C000H, then a write instruction to this address will start a conversion, i.e.,

```
MOVE.W DO C000
```

starts a conversion. When the conversion is complete, the MC68000 acquires the result by reading from C000H, i.e.,

```
MOVE.W C000, DO.
```




*LINEAR CIRCUITRY OMITTED FOR CLARITY.

Figure 23. MC68000 to AD7580 Interface

8088 Interface

The AD7579, with its (8+2) data format, is ideal for use with the 8088 microprocessor. Figure 24 is the interface diagram. Again, a write instruction is required to start a conversion and a read at the end of conversion reads data into the processor. For the 8088 the appropriate instructions are:

```
MOV C000, AX  Start a conversion
MOV AX, C001  Read 2 MSBs of data
MOV AX, C000  Read 8 LSBs of data
```




*LINEAR CIRCUITRY OMITTED FOR CLARITY.

Figure 24. 8088 to AD7579 Interface

TMS32020 Interface

Figure 25 shows the AD7580 to TMS32020 interface. OUTA, PA starts a conversion and INA, PA reads data from the ADC when conversion is complete. PA is the Port Address.



*LINEAR CIRCUITRY OMITTED FOR CLARITY.

Figure 25. TMS32020 to AD7580 Interface

PRINTED CIRCUIT BOARD LAYOUT

Figure 26 is a circuit diagram showing the AD7579 or AD7580 being used to digitize an analog signal. The circuit board contains the ADC, reference, and a grid where the user can add additional circuitry. If the AD7580 is used, then links L6 and L8 should be inserted; and if AD7579 is used, L7 should be inserted with L6 and L8 omitted. Note that Pins 13 to 23 are not labelled. Depending on which ADC is used the function of these pins changes. See the Pin Function Description section for full details.

Links L1 to L5 at the analog input allow the user to choose various analog input ranges. With L1, L2 and L3 in place and the others omitted, the input range is 0V to +2.5V. Omitting L3 allows the user to measure input voltages which have a common-mode signal. The 0V to +5V range is achieved by inserting L2, L3 and L4 and omitting L1 and L5. With L2, L3 and L5 in place and L1, L4 omitted, the Analog input range is -2.5V to +2.5V.

IC2 (AD580) provides the +2.5V reference for the ADC. All the input and output control signals enter and leave the board through J1, which can be a Eurocard connector or a standard edge connector. Resistors R1 and R2 are the pull-ups required for the RDY and INT open-drain outputs. Note that the complete circuit operates from a +5V power supply.

The printed circuit board layout is shown in Figures 27 and 28. Figure 27 is the component side layout and Figure 28 is the solder side layout. The component overlay is shown in Figure 29.

In the layout, the AD580 is kept as close to the AD7579/AD7580 as possible. The STAR ground point is located at Pin 6 (AGND) of the ADC. Pin 12 (DGND), reference ground and the analog ground plane are connected to this point.

To ensure optimum performance, the AD7579/AD7580 power supply is decoupled with C1 and C2. The V_{REF} input to the ADC is decoupled with C3 and C4. Note how all the decoupling capacitors are placed as close as possible to the ADC.




Figure 26. Schematic for AD7579/AD7580 Board




Figure 27. PCB Component Side Layout for Figure 26





Figure 28. PCB Solder Side Layout for Figure 26

AD7579/AD7580 BOARD



3

Figure 29. Component Overlay for Circuit of Figure 26

AD7581

FEATURES


- 8-Bit Resolution**
- On-Chip 8 X 8 Dual-Port Memory**
- No Missed Codes Over Full Temperature Range**
- Interfaces Directly to Z80/8085/6800**
- CMOS, TTL Compatible Digital Inputs**
- Three-State Data Drivers**
- Ratiometric Capability**
- Interleaved DMA Operation**
- Fast Conversion**
- A/D Process Totally Transparent to μ P**
- Low Cost**

GENERAL DESCRIPTION

The AD7581 is a microprocessor compatible 8 bit, 8 channel, memory buffered, data-acquisition system on a monolithic CMOS chip. It consists of an 8 bit successive approximation A/D converter, an 8 channel multiplexer, 8 X 8 dual-port RAM, three-state DATA drivers (for interface), address latches and microprocessor compatible control logic. The device interfaces directly to 8080, 8085, Z80, 6800 and other microprocessor systems.

The successive approximation conversion takes place on a continuous, channel sequencing, basis using microprocessor control signals for the clock. Data is automatically transferred to its proper location in the 8 X 8 dual-port RAM at the end of each conversion. When under microprocessor control, a READ DATA operation is allowed at any time for any channel since on-chip logic provides interleaved DMA. The facility to latch the address inputs ($A_0 - A_2$) with ALE enables the AD7581 to interface with μ P systems which feature either shared or separate address and data buses.

AD7581 FUNCTIONAL BLOCK DIAGRAM



3

ORDERING INFORMATION

Differential Nonlinearity	Temperature Range and Package Options*	
	Plastic (N-28) 0 to +70°C	Hermetic (D-28) -25°C to +85°C
± 1 7/8LSB	AD7581JN	AD7581AD
± 7 /8LSB	AD7581KN	AD7581BD
± 3 /4LSB	AD7581LN	AD7581CD

*See Section 13 for package outline information.

DC SPECIFICATIONS (V_{DD} = +5V, V_{REF} = -10V, Unipolar Operation, unless otherwise stated)

Parameter	Version ¹	Typical at +25°C	Limit Over Temperature	Units	Conditions/Comments
ACCURACY					
Resolution	All	8	8	Bits	
Relative Accuracy	JN, AD	±1 7/8	±1 7/8 max	LSB	
	KN, BD	±3/4	±3/4 max	LSB	
	LN, CD	±1/2	±1/2 max	LSB	
Differential Nonlinearity	JN, AD	±1 7/8	±1 7/8 max	LSB	
	KN, BD	±7/8	±7/8 max	LSB	
	LN, CD	±3/4	±3/4 max	LSB	
Offset Error ²	JN, AD	200	200 max	mV	Adjustable to zero, see Figure 7a.
	KN, BD	80	80 max	mV	
	LN, CD	50	50 max	mV	
Gain Error Worst Channel	JN, AD	±3	±6 max	LSB	Adjustable to zero, see Figure 7a. Gain Error is Measured After Offset Calibration. Max Full Scale Change for Any Channel from +25°C to T _{min} or T _{max} is ±2LSB.
	KN, BD	±2	±4 max	LSB	
	LN, CD	±1	±2 max	LSB	
Gain Match Between Channels	JN, AD	2	3 max	LSB	Adjustable to zero, see Figure 7a.
	KN, BD	1 1/2	2 max	LSB	
	LN, CD	1	1 max	LSB	
B _{OFS} Gain Error	All	-2 1/2	-	LSB	
ANALOG INPUTS					
Input Resistance					
At V _{REF} (pin 10)	All	10/20/30	10/20/30	kΩ min/typ/max	
At B _{OFS} (pin 1) ³	All	10/20/30	10/20/30	kΩ min/typ/max	
At Any Analog Input (pins 2-9)	All	10/20/30	10/20/30	kΩ min/typ/max	
V _{REF} (For Specified Performance)	All	-10	-10	V	±5%
V _{REF} Range ⁴	All	-5 to -15	-5 to -15	V	
Nominal Analog Input Range					
Unipolar Mode	All	0 to +V _{REF} , 0 to -V _{REF}	0 to +V _{REF} , 0 to -V _{REF}	V	See Figure 7 and 8.
Bipolar Mode	All	-V _{B_{OFS}} ≤ V _{AIN} ≤ V _{REF} - V _{B_{OFS}}			See Figure 9
DIGITAL INPUTS					
CS (pin 13), ALE (pin 16), A ₀ - A ₂ (pins 17-19), CLK (pin 15)					
V _{INH} Logic HIGH Input Voltage	All	+2.2	+2.4 min	V	
V _{NIL} Logic LOW Input Voltage	All	+1.2	+0.8 max	V	
I _{IN} Input Current	All	0.01	1 max	μA	V _{IN} = 0V, V _{DD}
C _{IN} Input Capacitance ⁵	All	4	5 max	pF	
DIGITAL OUTPUTS					
STAT (pin 12), DB ₇ to DB ₀ (pins 20-27)					
V _{OH} Output HIGH Voltage	All	+4.8	+4.5 min	V	I _{SOURCE} = 40μA
V _{OL} Output LOW Voltage	All	+0.4	+0.6 max	V	I _{SINK} = 1.6mA
I _{LKG} DB ₇ to DB ₀ Floating State Leakage	All	0.3	10 max	μA	
Floating State Output Capacitance (DB ₇ - DB ₀)	All	5	10 max	pF	V _{OUT} = 0V to V _{DD}
Output Code	All	Unipolar Binary Figure 7 Complementary Binary Figure 8 Offset Binary Figure 9			
POWER REQUIREMENTS					
V _{DD}	All	+5	+5	V	
I _{DD} - Static	All	3 typ	5 max	mA	
I _{DD} - Dynamic	All	3 typ	8 max	mA	f _{CLK} = 1MHz

NOTES

¹ Temperature range as follows: JN, KN, LN (0 to +70°C), AD, BD, CD (-25°C to +85°C).

² Typical offset temperature coefficient is ±150μV/°C.

³ R_{B_{OFS}}/R_{AIN} (0-7) mismatch causes transfer function rotation about positive full scale. The effect is an offset and a gain term when using the circuits of Figure 8a, and Figure 9a.

⁴ Typical value, not guaranteed or subject to test.

⁵ Guaranteed but not tested.

⁶ Typical change in B_{OFS} gain from +25°C to T_{min} or T_{max} is ±2LSBs.

Specifications subject to change without notice.

AC SPECIFICATIONS ($V_{DD} = +5V$, $V_{REF} = -10V$, Unipolar Operation, unless otherwise stated)

Symbol	Specification	Typical at +25°C	Limit Over Temperature	Units	Conditions
t_H	ALE pulse width	50	80 min	ns	See "Switching Terminology" on page 5
t_{ALS}	Address valid to latch set-up time	45	70 min	ns	
t_{ALH}	Address valid to latch hold time	10	20 min	ns	$C_L = 100pF$
t_{LCS}	Address latch to \overline{CS} set-up time	10	20 min	ns	
t_{ACC}	\overline{CS} to output propagation delay	200	250 max	ns	$C_L = 100pF$
t_{CW}	\overline{CS} pulse width	250	280 min	ns	
t_{CF}	\overline{CS} to output float propagation delay	50	80 max	ns	ns
t_{CLZ}	\overline{CS} to low impedance bus	100	150 max	ns	
f_{CLK}	Clock frequency for stated accuracy	1600	1200 max ¹	kHz	

¹ Guaranteed conversion time of 66.6 μ s/channel with 1200kHz clock.

ABSOLUTE MAXIMUM RATINGS


V_{DD} to AGND	+7V	AD, BD, CD	-25°C to +85°C
V_{DD} to DGND	+7V	Storage Temperature	-65°C to +150°C
AGND to DGND	-0.3V, V_{DD}	Lead Temperature (Soldering, 10 secs)	+300°C
Digital Input Voltage to DGND (pins 13, 16-19)	-0.3V, +15V	Power Dissipation (Package)	
Digital Output Voltage to DGND (pins 12, 20-27)	-0.3V, V_{DD}	Plastic (Suffix N)	
CLK (pin 15) input voltage to DGND	-0.3V, +15V	to +50°C	.1200mW
V_{REF} (pin 10) to AGND	$\pm 25V$	Derate above +50°C by	12mW/°C
V_{BOFS} (pin 1) to AGND	$\pm 17V$	Ceramic (Suffix D)	
AIN (0-7) (pin 9-2)	$\pm 17V$	to +50°C	.1000mW
Operating Temperature Range		Derate above +50°C by	10mW/°C
JN, KN, LN	0 to +70°C		

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATION



GENERAL CIRCUIT INFORMATION

BASIC CIRCUIT DESCRIPTION

The AD7581 accepts eight analog inputs and sequentially converts each input into an eight-bit binary word using the successive approximation technique. The conversion results are stored in an 8 X 8 bit dual-port RAM. The device runs either directly from the microprocessor clock (in 6800 type systems) or from some suitable signal (e.g. ALE in 8085 type systems). Most applications require only a -10V reference and a +5V supply. Start-up logic is included on the device to establish the correct sequences on power-up. A maximum of 800 clock pulses are required for this period. Figure 1 shows the AD7581 functional diagram.




Figure 1. AD7581 Functional Diagram

Conversion of a single channel requires 80 input clock periods and a complete scan through all channels requires 640 input clock periods. When a channel conversion is complete, the successive approximation register contents are loaded into the proper channel location of the 8 X 8 RAM. At this time a status signal output, STAT (pin 12), gives a short negative going pulse (8 clock periods). This negative going STAT pulse is extended to 72 clock periods when channel 1 conversion is complete. An external pulse-width detector connected to the status pin can be used to derive conversion-related timing signals for microprocessor interrupts (see Channel Identification opposite page). Simultaneous with STAT going low, the MUX address is decremented. Eight clock periods later the next conversion is started.

Automatic interleaved DMA is provided by on-chip logic to ensure that memory updates take place at instants when the microprocessor is not addressing memory. Memory locations are addressed by A_0 , A_1 and A_2 . This address may be latched by ALE for systems which feature a multiplexed address/data bus or alternatively, for systems which have separate address and data buses, the address latches can be made transparent by tying ALE (pin 16) HIGH. CS (pin 13) activates three-state buffers to place addressed data on the DB_0 - DB_7 data output pins.

A/D CIRCUIT DETAILS

In the successive approximation technique, successive bits, starting with the most significant bit (DB_7), are applied to the input of the D/A converter. The DAC output is then compared to the unknown analog input voltage, $A_{IN}(n)$, using a comparator. If the DAC output is greater than $A_{IN}(n)$, the data latch for the trial bit is reset to zero, and the next smaller data bit is tried. If the DAC output is less than $A_{IN}(n)$, the trial data bit stays in the "1" state, and the next smaller data bit is tried. Each successive bit is tried, compared to $A_{IN}(n)$, and set or reset in this manner until the least significant bit (DB_0) decision is made. The successive approximation register now contains a valid digital representation of $A_{IN}(n)$. $A_{IN}(n)$ is assumed to be stable during conversion.

The current weighting D/A converter is a precision multiplying DAC. Figure 2 shows the functional diagram of the DAC as used in the AD7581. It consists of a precision Silicon Chromium thin film R/2R ladder network and 8 N-channel MOSFET switches operated in single-pole-double-throw.

The currents in each 2R shunt arm are binarily weighted i.e., the current in the MSB arm is V_{REF} divided by 2R, in the second arm is V_{REF} divided by 4R, etc. Depending on the D/A logic input (A/D output) from the successive approximation register, the current in the individual shunt arms is steered either to A_{GND} or to the comparator summing point.




Figure 2. D/A Converter as Used in AD7581

TIMING AND CONTROL OF THE AD7581

CHANNEL SELECTION

Table 1 shows the truth table for the address inputs. The input address is latched when ALE goes LOW. When ALE is HIGH the address input latch is transparent.

A2	A1	A0	ALE	Channel Data To Be Read
0	0	0	1	Channel 0
0	0	1	1	Channel 1
0	1	0	1	Channel 2
0	1	1	1	Channel 3
1	0	0	1	Channel 4
1	0	1	1	Channel 5
1	1	0	1	Channel 6
1	1	1	1	Channel 7

Table 1. Channel Selection Truth Table

TIMING AND CONTROL

A typical timing diagram is shown in Figure 3. When \overline{CS} is HIGH, the three-state data drivers are in the high-impedance state. When \overline{CS} goes LOW the data drivers switch to the low-impedance state (i.e., low impedance to DGND or to V_{DD}). Output data is valid after time t_{ACC} .




Figure 3. Timing Diagram for the AD7581

SWITCHING TERMINOLOGY

- t_H : ALE pulse width requirement.
- t_{ALH} : Address Valid to latch hold time.
- t_{ALS} : Address Valid to latch set-up time.
- t_{LCS} : Address latch to Chip Select set-up time.
- t_{CW} : Chip Select pulse width requirement.
- t_{ACC} : Chip Select to valid data propagation delay.
- t_{CF} : Chip Select to output data float propagation delay.
- t_{CLZ} : Chip Select to low impedance data bus.

CHANNEL IDENTIFICATION

In some real-time applications, it may be necessary to provide an interrupt signal when a particular channel receives updated data. To achieve this, it is necessary to identify which channel is currently under conversion. The \overline{STAT} output provides an

identifying signal by staying low for an additional 64 clock periods over normal (8 clock periods) when channel 0 is active. This is illustrated in Figure 4. Memory update takes place on a rising edge of a clock pulse and is completed in 200ns. This occurs 6 clock periods before \overline{STAT} goes low.




Figure 4. \overline{STAT} Output for Channel Identification

One simple circuit using the \overline{STAT} output is shown in Figure 5. The time constant RC is chosen such that X_2 ignores the normal \overline{STAT} low pulse width (8 clock periods wide) but responds to the much wider \overline{STAT} low pulse width (72 clock periods wide) occurring during channel 0 conversion. Typically for a $1\mu s$ clock period $C = 0.022\mu F$, $R = 1.8k\Omega$.




Figure 5. Hardware Channel Identification

Another possibility is to use the microprocessor to interrogate the \overline{STAT} output and hence determine channel identity. A simple routine is shown in Figure 6.




Figure 6. Software Channel Identification

OPERATING THE AD7581


UNIPOLAR BINARY OPERATION

Figures 7a and 7b show the analog circuit connections and typical transfer characteristic for unipolar operation (0V to +10V). An AD584 is used for the -10V reference. Calibration is as follows (device clocked i.e., continuous conversions);

OFFSET:

Comparator offset is trimmed out via the bipolar offset pin B_{OFS} . R10, R11 and R12 comprise a simple voltage tap buffered by A1 and feeding into B_{OFS} .

1. Since comparator offset will be the same regardless of which channel is active, take A_0 , A_1 and A_2 LOW and and exercise ALE to latch the address.
2. With $A_{IN} 0 = 19.5mV$ (1/2LSB) adjust R11, i.e., the offset voltage on B_{OFS} , until $DB_7 - DB_1$ are LOW and DB_0 (LSB) flickers.



NOTES:
¹A1, R10, R11 and R12 CAN BE OMITTED IF OFFSET TRIM IS NOT REQUIRED AND B_{OFS} CAN BE TIED TO AGND.
²R1-R8 AND R9 CAN BE OMITTED IF GAIN TRIM IS NOT REQUIRED.

Figure 7a. AD7581 Unipolar (0V to +10V) Operation (Output Code is Straight Binary)

GAIN (FULL SCALE)

In many applications gain adjustment is not required thus removing the need for trimmers in the analog channels. For channels requiring gain trim, the following procedure is recommended. Offset adjustment must be performed before gain adjustment.

1. Apply +9.941V (FS - 3/2LSB) to all input channels A_{IN} (0-7).




Figure 7b. Transfer Characteristic for Unipolar Circuit of Figure 7a

2. Select required channel n via A_0 , A_1 , A_2 and latch the Address using ALE.
3. Adjust trimmer RN of selected channel until $DB_7 - DB_1$ are HIGH and the LSB (DB_0) flickers.
4. Select next channel requiring gain trim and repeat steps 2 and 3.

UNIPOLAR (COMPLEMENTARY BINARY) OPERATION


Figures 8a and 8b show the analog circuit connections and typical transfer characteristic for unipolar (complementary binary) operation.

Calibration is as follows (continuous conversions);

OFFSET:

Comparator offset is trimmed out via the bipolar offset pin B_{OFS} . R10, R11 and R12 comprise a simple voltage tap buffered by A1 and feeding into B_{OFS} .

1. Since comparator offset will be the same regardless of which channel is active, take A_0 , A_1 and A_2 LOW and exercise ALE to latch the address.
2. With $A_{IN} 0 = -9.98V$ (-FS + 1/2LSB) adjust R11, i.e., the offset voltage on B_{OFS} , until $DB_7 - DB_1$ are LOW and the LSB (DB_0) flickers.



NOTES:
¹R10, R11 and R12 CAN BE OMITTED IF OFFSET TRIM IS NOT REQUIRED.
²R1-R8 AND R9 CAN BE OMITTED IF GAIN TRIM IS NOT REQUIRED.
³R16/R10/R12 = 5k Ω . IF R10, R11 AND R12 ARE NOT USED, MAKE R16 = 5k Ω .

Figure 8a. AD7581 (0V to -10V) Operation (Output Code is Complementary Binary)

GAIN (FULL SCALE)

In many applications gain adjustment is not required thus removing the need for trimmers in the analog channels. For channels requiring gain trim, the following procedure is recommended. Offset adjustment must be performed before gain adjustment.

- 1) Apply -58.6mV (3/2LSB) to all input channels A_{IN} (0-7).
- 2) Select required channel n via A_0 , A_1 , A_2 and exercise ALE to latch the address.
- 3) Adjust trimmer RN of selected channel until $DB_7 - DB_1$ are HIGH and the LSB (DB_0) flickers.
- 4) Select next channel requiring gain trim and repeat step 2 and 3.




Figure 8b. Transfer characteristic for Unipolar Circuit of Figure 8a

BIPOLAR (OFFSET BINARY) OPERATION

Figures 9a and 9b illustrate the analog circuitry and transfer characteristic for $\pm 5\text{V}$ bipolar operation. Output coding is offset binary. Comparator offset correction is again applied to the BOFS pin.

Calibration is as follows (continuous conversions);

OFFSET:

1. Apply -4.980V ($-F.S. + 1/2\text{LSB}$) to all input channels, A_{IN} (0-7).
2. Trim R11 of the comparator offset circuit until $DB_7 - DB_1$ are LOW and the LSB (DB_0) flickers.

GAIN (FULL SCALE)

1. Apply $+4.941\text{V}$ ($+F.S. - 3/2\text{LSB}$) to all input channels, A_{IN} (0-7).
2. Select required channel n via A_0, A_1, A_2 , and latch the address using ALE.
3. Adjust trimmer RN of selected channel until $DB_7 - DB_1$ are HIGH and the LSB (DB_0) flickers.
4. Select next channel requiring gain trim and repeat steps 2 and 3.
5. Apply -19.5mV to each gain-trimmed channel. If the ADC output code does not flicker between 01111111 and 10000000 repeat the calibration procedure.




Figure 9a. AD7581 Bipolar (-5V to $+5\text{V}$) Operation (Output Code is Offset Binary)




Figure 9b. Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 9a

INTERFACING THE AD7581




Figure 10. AD7581/6800 Interface

NOTES:

1. ANALOG AND DIGITAL GROUND

It is recommended that A_{GND} and D_{GND} be connected locally to prevent the possibility of injecting noise into the AD7581. In systems where the $A_{GND} - D_{GND}$ intertie is not local, connect back-to-back diodes (1N914 or equivalent) between the AD7581 A_{GND} and D_{GND} pins.




Figure 11. AD7581/8085 Interface


2. LOGIC DEGLITCHING IN μP APPLICATIONS

Unspecified states on the address bus (due to different rise and fall times on the address bus) can cause glitches at the AD7581 \overline{CS} terminal. These glitches can cause unwanted reads. The best way to avoid glitches is to gate the address decoding logic, e.g., with RD (8080), \overline{RD} (8085) or VMA (6800).

FEATURES

- 12-Bit Successive Approximation ADC
- Four High Impedance Input Channels
- Analog Input Voltage Range of 0 to +5V with Positive Reference of +5V
- Conversion Time of 100 μ s per Channel
- No Missed Codes Over Full Temperature Range
- Low Total Unadjusted Error ± 1 LSB max
- Autozero Cycle for Low Offset Voltage
- Monolithic Construction

AD7582 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7582 is a medium speed, 4-channel 12-bit CMOS A/D converter which uses the successive approximation technique to provide a conversion time of 100 μ s per channel. An auto-zero cycle occurs at the start of each conversion resulting in very low system offset voltages, typically less than 100 μ V. The device is designed for easy microprocessor interface using standard control signals; CS (decoded device address), RD (READ) and WR (WRITE). The 4-channel input multiplexer is controlled via address inputs A0 and A1.

Conversion results are available in two bytes, 8LSB's and 4MSB's, over an 8-bit three state output bus. Either byte can be read first. Two converter busy flags are available to facilitate polling of the converter's status.

The analog input voltage range is 0V to +5V when using a reference voltage of +5V. The four analog inputs are all high impedance inputs with tight channel-to-channel matching—typically 0.1LSBs.

PRODUCT HIGHLIGHTS

1. The AD7582 is a complete 4 channel 12-bit A/D converter in either a 28-pin DIP or 28-terminal surface mount package requiring only a few passive components and a voltage reference.
2. Autozero cycle realizes very low offset voltages, typically 100 μ V.
3. The four channel input multiplexer (user addressable) features high input impedance and excellent channel-to-channel matching.
4. Standard microprocessor control signals to allow easy interfacing to most popular 8- and 16-bit microprocessors.

ORDERING INFORMATION¹

Total Unadjusted Error $T_{min} - T_{max}$	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
± 1 LSB	Plastic (N-28) AD7582KN	Hermetic ³ (D-28) AD7582BD	Hermetic ³ (D-28) AD7582TD
± 1 LSB	PLCC ⁴ (P-28A) AD7582KP		LCCC ⁵ (E-28A) AD7582TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³Analog Devices reserves the right to ship either ceramic (package outline D-28) or cerdip (package outline Q-28) hermetic packages.

⁴PLCC: Plastic Leaded Chip Carrier.

⁵LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

($V_{DD} = +15V$, $V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF} = +5.0V$
 $f_{CLK} = 140kHz$ external, all specifications T_{min} to T_{max} unless otherwise noted).

Parameter	K Version ¹	B Version ¹	T Version ¹	Units	Conditions/Comments
ACCURACY					
Resolution	12	12	12	Bits	
Total Unadjusted Error ²	±1	±1	±1	LSB max	All channels, AIN0–AIN3
Differential Nonlinearity	±3/4	±3/4	±3/4	LSB max	No missing codes guaranteed
Full Scale Error (Gain Error)	±1/4	±1/4	±1/4	LSB max	All channels, AIN0–AIN3
Offset Error	±1/4	±1/4	±1/4	LSB max	Full Scale TC is typically 5ppm/°C All channels, AIN0–AIN3
Channel to Channel Mismatch	±1/4	±1/4	±1/4	LSB max	Offset Error TC is typically 5ppm/°C
ANALOG INPUTS					
Analog Input Range	0 to +5	0 to +5	0 to +5	V	$V_{REF} = +5.0V$
C_{AIN} , On Channel Input Capacitance	8	8	8	pF typ	
I_{AIN} , Input Leakage Current + 25°C	10	10	10	nA max	AIN0–AIN3; 0 to +5V
T_{min} to T_{max}	100	100	100	nA max	
REFERENCE INPUT					
V_{REF} (For Specified Performance)	+5	+5	+5	V	±5%
V_{REF} Range	+4 to +6	+4 to +6	+4 to +6	V	Degraded transfer accuracy
V_{REF} Input Reference Current	1.0	1.0	1.0	mA max	$V_{REF} = +5.0V$
POWER SUPPLY REJECTION					
V_{DD} Only	±1/8	±1/8	±1/8	LSB typ	$V_{DD} = +14.25V$ to +15.75V $V_{SS} = -5V$
V_{SS} Only	±1/8	±1/8	±1/8	LSB typ	$V_{SS} = -4.75V$ to -5.25V $V_{DD} = +15V$
LOGIC INPUTS					
RD (Pin 18), CS (Pin 19), \overline{WR} (Pin 20) BYSL (Pin 21), A0 (Pin 24), A1 (Pin 25)					
V_{IL} Input Low Voltage	+0.8	+0.8	+0.8	V max	$V_{CC} = +5V \pm 5\%$
V_{IH} Input High Voltage	+2.4	+2.4	+2.4	V min	
I_{IN} Input Current + 25°C	±1	±1	±1	µA max	$V_{IN} = 0$ to V_{CC}
T_{min} to T_{max}	+10	+10	+10	µA max	
C_{IN} Input Capacitance ³	10	10	10	pF max	
CLK (Pin 23)					
V_{IL} , Input Low Voltage	+0.8	+0.8	+0.8	V max	$V_{CC} = +5V \pm 5\%$
V_{IH} , Input High Voltage	+3.0	+3.0	+3.0	V min	
I_{IL} , Input Low Current	±10	±10	±10	µA max	
I_{IH} , Input High Current	+1.5	+1.5	+1.5	mA max	
LOGIC OUTPUTS					
DB0–DB7 (Pins 10–17), \overline{BUSY} (Pin 22) ⁴					
V_{OL} , Output Low Voltage	+0.4	+0.4	+0.4	V max	$V_{CC} = +5V \pm 5\%$, $I_{SINK} = 1.6mA$ ⁴
V_{OH} , Output High Voltage	+4.0	+4.0	+4.0	V min	$V_{CC} = +5V \pm 5\%$, $I_{SOURCE} = 200µA$
Floating State Leakage Current (Pins 10–17)	±1	±1	±1	µA max	$V_{OUT} = 0V$ to V_{CC}
Floating State Output Capacitance	15	15	15	pF max	
CONVERSION TIME⁵					
With External Clock	100	100	100	µs min	$f_{CLK} = 140kHz$
With Internal Clock, $T_A = +25°C$	100/150	100/150	100/150	µs min/max	Using recommended clock components as shown in Figure 6.
POWER REQUIREMENTS⁶					
V_{DD}	+15	+15	+15	V NOM	±5% for specified performance
V_{SS}	-5	-5	-5	V NOM	±5% for specified performance
V_{CC}	+5	+5	+5	V NOM	±5% for specified performance
I_{DD}	7.5	7.5	7.5	mA max	Typically 4mA with $V_{DD} = +15V$
I_{SS}	7.5	7.5	7.5	mA max	Typically 3mA with $V_{SS} = -5V$
I_{CC}	100	100	100	µA typ	$V_{IN} = V_{IL}$ or V_{IH}
	1.0	1.0	1.0	mA max	
Power Dissipation	75	75	75	mW typ	$\overline{WR} = \overline{RD} = \overline{CS} = \overline{BUSY} =$ Logic HIGH

NOTES

¹Temperature Range as follows: K Version; 0 to +70°C

B Version; -25°C to +85°C

T Version; -55°C to +125°C

²Includes Full Scale Error, Offset Error and Relative Accuracy.

³Sample tested to ensure compliance.

⁴ I_{SINK} for \overline{BUSY} (pin 22) is 1.0 milliamp.

⁵Conversion Time includes autozero cycle time.

⁶Power supply current is measured when AD7582 is inactive i.e., $\overline{WR} = \overline{RD} = \overline{CS} = \overline{BUSY} =$ Logic HIGH.

Specifications subject to change without notice.

TIMING SPECIFICATIONS¹ ($V_{DD} = +15V, V_{CC} = +5V, V_{SS} = -5V, V_{REF} = +5V$)

Parameter	Limit at +25°C (All Grades)	Limit at T_{min}, T_{max} (K & B Grades)	Limit at T_{min}, T_{max} (T Grade)	Units	Conditions/Comments
t_1	0	0	0	ns min	\overline{CS} to \overline{WR} Setup Time
t_2 (INT) ²	200	240	280	ns min	\overline{WR} Pulse Width (Internal Clock Operation)
t_2 (EXT) ²	10	10	10	μs min	\overline{WR} Pulse Width (External Clock Operation)
t_3	0	0	0	ns min	\overline{CS} to \overline{WR} Hold Time
t_4	130	160	200	ns typ	
	200	250	300	ns max	\overline{WR} to \overline{BUSY} Propagation Delay
t_5	0	0	0	ns min	A0, A1 Valid to \overline{WR} Setup Time
t_6	20	20	20	ns min	A0, A1 Valid to \overline{WR} Hold Time
t_7	0	0	0	ns min	\overline{BUSY} to \overline{CS} Setup Time
t_8	0	0	0	ns min	\overline{CS} to \overline{RD} Setup Time
t_9	200	240	280	ns min	\overline{RD} Pulse Width
t_{10}	0	0	0	ns min	\overline{CS} to \overline{RD} Hold Time
t_{11}	50	50	50	ns min	\overline{BYSL} to \overline{RD} Setup Time
t_{12}	0	0	0	ns min	\overline{BYSL} to \overline{RD} Hold Time
t_{13} ³	150	180	200	ns typ	
	200	240	280	ns max	\overline{RD} to Valid Data (Bus Access Time)
t_{14} ⁴	20	20	20	ns min	\overline{RD} to Three State Output
	130	160	180	ns max	(Bus Relinquish Time)

NOTES

¹Timing Specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with $t_r = 20ns$ (10% to 90% of +5V) and timed from a voltage level of +1.6V. Data is timed from V_{IH}, V_{IL} or V_{OH}, V_{OL} .

²When using an external clock source the \overline{WR} pulse width must be extended to provide the minimum auto-zero cycle time of 10 μs . See "External Clock Operation".

³ t_{13} is measured with the load circuits of Figure 3 and defined as the time required for an output to cross 0.8V or 2.4V.

⁴ t_{14} is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 4.

Specifications subject to change without notice.






Figure 1. Start Cycle Timing



NOTES
THE TWO-BYTE CONVERSION RESULT CAN BE READ IN EITHER ORDER. FIGURE IS FOR LOW BYTE, HIGH BYTE ORDER. IF \overline{BYSL} CHANGES WHILE \overline{CS} & \overline{RD} ARE LOW THE DATA WILL CHANGE TO REFLECT THE \overline{BYSL} INPUT.


Figure 2. Read Cycle Timing



a. High-Z to V_{OH}

b. High-Z to V_{OL}

Figure 3. Load Circuits for Access Time Test (t_{13})



a. V_{OH} to High-Z

b. V_{OL} to High-Z

Figure 4. Load Circuits for Output Float Delay Test (t_{14})

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise stated)

V_{DD} to DGND	−0.3V, +17V
V_{SS} to DGND	+0.3V, −7V
AGND to DGND	−0.3V, $V_{REF} + 0.3V$
V_{CC} to DGND	−0.3V, $V_{DD} + 0.3V$
V_{REF} to AGND	−0.3V, $V_{DD} + 0.3V$
AIN (0-3) to AGND	−0.3V, $V_{DD} + 0.3V$
Digital Input Voltage to DGND (Pins 18-21, 23-25)	−0.3V, $V_{DD} + 0.3V$
Digital Output Voltage to DGND (Pins 10-17, 22)	−0.3V, $V_{DD} + 0.3V$

Operating Temperature Range

Commercial (K Version)	0 to +70°C
Industrial (B Version)	−25°C to +85°C
Extended (T Version)	−55°C to +125°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C
Power Dissipation (any Package) to +75°C	1,000mW
Derate above +75°C by	10mW/°C


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



READING DATA

The 12-bit conversion data plus a converter status flag are available over an 8-bit wide data bus. Data is transferred from the AD7582 in right-justified format (i.e., the LSB is the most right-hand bit in a 16-bit word). Two READ operations are required, the Byte Select (BSL) input determining which byte—8 least significant bits or 4 most significant bits plus status flag—is to be read first.

Since the AD7582 uses the successive approximation register (SAR) to hold conversion results (refer to Functional Diagram), it is necessary to wait until a conversion is finished before reading valid 12-bit data. Executing a READ instruction (HIGH or LOW byte) to the AD7582 while a conversion is in progress will place the existing contents of the SAR onto the data bus. Three different approaches can ensure valid 12-bit data is available for reading.

1. Insert a software delay greater than the ADC conversion time between the conversion start instruction and the data read instructions.
2. At user-defined intervals after a conversion start instruction, poll the internal converter status flag, BUSY. This signal is available on pin 10 during a HIGH byte READ instruction and is the most left-hand bit in a 16-bit right-justified word. The status bit can be shifted into a microprocessor's accumulator-carry position for testing (BUSY is HIGH during conversion).
3. Use the externally available \overline{BUSY} (pin 22) signal as an interrupt to the microprocessor. This signal is LOW during a conversion and returns HIGH at conversion end.

Executing a WRITE instruction while conversion is in progress will restart the conversion.

PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	CAZ	Autozero Capacitor Input. Connect other side of capacitor to AGND.
2	AIN 0	Analog Input, channel 0
3	AIN 1	Analog Input, channel 1
4	AIN 2	Analog Input, channel 2
5	AIN 3	Analog Input, channel 3
6	V _{REF}	Voltage reference input. The AD7582 is specified with V _{REF} = + 5.0V.
7	AGND	Analog Ground
8	DGND	Digital Ground
9	V _{CC}	Logic Supply. For V _{CC} = +5V digital inputs and outputs are TTL compatible.
10-17		Three state data outputs. They become active when \overline{CS} & \overline{RD} are brought low. Individual pin function is dependent upon the Byte Select (BYSL) input.

DATA BUS OUTPUT, \overline{CS} & \overline{RD} = LOW

	BYSL = HIGH	BYSL = LOW
Pin 10	BUSY ¹	DB7
Pin 11	LOW ²	DB6
Pin 12	LOW ²	DB5
Pin 13	LOW ²	DB4
Pin 14	DB11 (MSB)	DB3
Pin 15	DB10	DB2
Pin 16	DB9	DB1
Pin 17	DB8	DB0 (LSB)

¹BUSY (Pin 10) is a converter status flag and is HIGH during a conversion.

²Pins 11-13 output a logic LOW when BYSL is HIGH.

DB11-DB0 are the 12-bit conversion results, DB11 is the MSB.

18	\overline{RD}	READ input. This active LOW signal, in combination with \overline{CS} , is used to enable the output data three-state drivers.															
19	\overline{CS}	CHIP SELECT Input. Decoded device address, active LOW. Used in combination with either \overline{RD} or \overline{WR} for control.															
20	\overline{WR}	WRITE Input. This active LOW signal, in combination with \overline{CS} , is used to start a new conversion on a selected channel. When the AD7582 internal clock is used, the minimum \overline{WR} pulse width is t ₂ (INT). When an external clock source is used, the minimum \overline{WR} pulse width must be extended to include the autozero cycle time. For external clock operation, the minimum \overline{WR} pulse width is t ₂ (EXT).															
21	BYSL	BYTE SELECT. This control input determines whether the high or low byte of data is placed on the output data bus during a data READ operation (\overline{CS} & \overline{RD} LOW). See description of pins 10-17.															
22	\overline{BUSY}	\overline{BUSY} indicates converter status. \overline{BUSY} is LOW during conversion, otherwise \overline{BUSY} is held at a logic HIGH.															
23	CLK	CLOCK Input for internal/external clock operation. Internal : Connect R _{CLK} and C _{CLK1} /C _{CLK2} timing components. See Figure 6 and Figure 7. External : Connect external 74HC compatible clock source as shown in Figure 8.															
24	AO	Address Input AO. See pin 25 description.															
25	A1	Address Input A1. Address inputs AO and A1 select the input channel to be converted. The address input latch is transparent when \overline{CS} & \overline{WR} are LOW. The address inputs are latched by \overline{WR} returning HIGH.															
		<table border="1"> <thead> <tr> <th>A1</th> <th>A0</th> <th>CHANNEL SELECTED</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>AIN 0</td> </tr> <tr> <td>0</td> <td>1</td> <td>AIN 1</td> </tr> <tr> <td>1</td> <td>0</td> <td>AIN 2</td> </tr> <tr> <td>1</td> <td>1</td> <td>AIN 3</td> </tr> </tbody> </table>	A1	A0	CHANNEL SELECTED	0	0	AIN 0	0	1	AIN 1	1	0	AIN 2	1	1	AIN 3
A1	A0	CHANNEL SELECTED															
0	0	AIN 0															
0	1	AIN 1															
1	0	AIN 2															
1	1	AIN 3															
26	N/C	No connect pin.															
27	V _{SS}	Negative supply, -5V.															
28	V _{DD}	Positive supply, +15V.															

Operating Information

OPERATIONAL DIAGRAM

An operational diagram for the AD7582 is shown in Figure 5. The only passive components required are the autozero capacitor C_{AZ} and timing components R_{CLK} , C_{CLK1} & C_{CLK2} for the internal clock oscillator. If the AD7582 is to be used with an external clock source, then only C_{AZ} is required. Individual pin functions are described in detail on the previous page.




Figure 5. AD7582 Operational Diagram

INTERNAL CLOCK OPERATION

The clock circuitry for internal clock operation is shown in Figure 6 and the AD7582 operating waveforms are shown in Figure 7.





Figure 6. Circuitry Required for Internal Clock Operation



* $t_2(INT)$ IS THE MINIMUM WRITE PULSE WIDTH WHEN USING INTERNAL CLOCK. SEE TIMING SPECIFICATIONS.

Figure 7. Operating Waveforms - Internal Clock

Between conversions ($\overline{BUSY} = \text{HIGH}$) the AD7582 is in the autozero cycle. When \overline{WR} goes LOW (with \overline{CS} LOW) to start a

new conversion, the input multiplexer is switched to the selected channel N, via address inputs A0, A1. The autozero capacitor C_{AZ} now charges to $AIN N - V_{OS}$ where V_{OS} is the input offset voltage of the autozero comparator.

A minimum time of $10\mu s$ is required for this autozero cycle. In applications using the internal clock oscillator, it is not necessary for \overline{WR} to remain LOW for this period of time since it is automatically provided by the AD7582. This is achieved by switching a constant current load across the clock capacitors, C_{CLK1} and C_{CLK2} , causing the voltage at the CLK input pin to slowly decay from V_{CC} . This occurs after \overline{WR} returns HIGH; \overline{WR} returning HIGH also latches the multiplexer address inputs A0, A1 (see Figure 7). The Schmitt trigger circuit monitoring the voltage on the CLK input ends the autozero cycle when its LOW input trigger level is reached. At this point, the constant current load across the clock capacitors is removed allowing them to charge towards V_{CC} via R_{CLK} . When the voltage at the CLK input reaches the HIGH trigger level, the constant current load is replaced across C_{CLK1} and C_{CLK2} . The MSB decision is made when the LOW trigger level is reached. This cycle repeats itself 12 times to provide 12 clock pulses for the conversion cycle. The circuit arrangement of Figure 6 provides the relatively slow autozero cycle time at the beginning of a conversion while allowing the clock oscillator to speed up once the autozero cycle is complete.

EXTERNAL CLOCK OPERATION

For external clock operation R_{CLK} , C_{CLK1} and C_{CLK2} are discarded and the CLK input is driven from a 74HC compatible clock source. The AD7582 \overline{WR} pulse width must now be extended to provide the minimum autozero cycle time of $10\mu s$ since this is no longer provided automatically by the AD7582. Referring to the operating waveforms of Figure 9, the minimum \overline{WR} pulse width when using an external clock source is $t_2(EXT)$. Multiplexer address inputs A0 and A1, in addition to the \overline{CS} input must now remain valid for the external \overline{WR} pulse width. It is not necessary to synchronize the external clock source with the extended \overline{WR} pulse width, the MSB decision being made on the second falling edge of the clock input after the \overline{WR} input returns HIGH.





Figure 8. External Clock Operation



* $t_2(EXT)$ IS THE MINIMUM WRITE PULSE WIDTH WHEN USING EXTERNAL CLOCK. SEE TIMING SPECIFICATIONS.

Figure 9. Operating Waveforms - External Clock

FEATURES
12-Bit Resolution and Accuracy
Fast Conversion Time
AD7672XX03 – 3 μ s
AD7672XX05 – 5 μ s
AD7672XX10 – 10 μ s
Unipolar or Bipolar Input Ranges
Low Power: 110mW
Fast Bus Access Times: 90ns
Small, 0.3", 24-Pin Package
GENERAL DESCRIPTION

The AD7672 is a high-speed 12-bit ADC, fabricated in an advanced, mixed technology, Linear-Compatible CMOS (LC²MOS) process, which combines precision bipolar components with low-power, high-speed CMOS logic. The AD7672 uses an accurate high-speed DAC and comparator in an otherwise conventional successive-approximation loop to achieve conversion times as low as 3 μ s while dissipating only 110mW of power.

To allow maximum flexibility the AD7672 is designed for use with an external reference voltage. This allows the user to choose a reference whose performance suits the application or to drive many AD7672s from a single system reference, since the reference input of the AD7672 is buffered and draws little current. For digital signal processing applications where absolute accuracy and temperature coefficients may be unimportant, a low-cost reference can be used. For maximum precision, the AD7672 can be used with a high-accuracy reference, such as the AD588, when absolute 12-bit accuracy can be obtained over a wide temperature range.


An on-chip clock-circuit is provided which may be used with a crystal for accurate definition of conversion time. Alternatively, the clock input may be driven from an external source such as a microprocessor clock.

The AD7672 also offers flexibility in its analog input ranges, with a choice of 0 to +5V, 0 to +10V and \pm 5V.

The AD7672 is also designed to operate from nominal supply voltages of +5V and -12V. This makes it an ideal choice for data acquisition cards in personal computers where the negative supply is generally -12V.

The AD7672 has a high-speed digital interface with three-state data outputs and standard microprocessor control inputs (Chip Select and Read). Bus access time of only 90ns allows the AD7672 to be interfaced to most modern microprocessors.

The AD7672 is available in a variety of space-saving packages; plastic and hermetic 24-pin "skinny" DIP and 28-pin ceramic and plastic chip carrier.

AD7672 FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

1. Fast, 3 μ s, 5 μ s and 10 μ s conversion speeds make the AD7672 ideal for a wide range of applications in telecommunications, sonar and radar signal processing or any high-speed data acquisition system.
2. LC²MOS circuitry gives high precision with low power drain (110mW typ).
3. Choice of 0 to +5V, 0 to +10V or \pm 5V input ranges, accomplished by pin-strapping.
4. Fast, simple, digital interface has a bus access time of 90ns allowing easy connection to most microprocessors.
5. Available in space-saving 24-pin, 0.3" DIP or surface mount package.

SPECIFICATIONS

($V_{DD} = 5V \pm 5\%$, $V_{SS} = -12V \pm 10\%$, $V_{REF} = -5V$ unless otherwise noted.)

f_{CLK} : 4MHz for AD7672XX03, 2.5MHz for AD7672XX05, 1.25MHz for AD7672XX10.

All Specifications T_{min} to T_{max} unless otherwise noted. Specifications apply to Slow Memory Mode).

Parameter	AD7672K ¹	AD7672L ¹	AD7672B ¹	AD7672C ¹	Units	Test Conditions/Comments
ACCURACY²						
Resolution	12	12	12	12	Bits	
Integral Nonlinearity (ϵ) + 25°C	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	Tested Range $\pm 5V$
T_{min} to T_{max}	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Differential Nonlinearity	± 0.9	± 0.9	± 0.9	± 0.9	LSB max	No Missing Codes Guaranteed
Unipolar Offset Error (ϵ) + 25°C	± 5	± 3	± 5	± 3	LSB max	Input Range: 0 to 5V or 0 to 10V
T_{min} to T_{max}	± 6	± 4	± 6	± 4	LSB max	Typical TC is 2ppm/°C
Unipolar Gain Error (ϵ) + 25°C	± 5	± 4	± 5	± 4	LSB max	Input Range: 0 to 5V or 0 to 10V
T_{min} to T_{max}	± 7	± 6	± 7	± 6	LSB max	Typical TC is 2ppm/°C
Bipolar Zero Error (ϵ) + 25°C	± 5	± 3	± 5	± 3	LSB max	Input Range: $\pm 5V$
T_{min} to T_{max}	± 6	± 4	± 6	± 4	LSB max	Typical TC is 2ppm/°C
Bipolar Gain Error (ϵ) + 25°C	± 5	± 4	± 5	± 4	LSB max	Input Range: $\pm 5V$
T_{min} to T_{max}	± 7	± 6	± 7	± 6	LSB max	Typical TC is 2ppm/°C
ANALOG INPUT						
Unipolar Input Current	3.5	3.5	3.5	3.5	mA max	Input Ranges: 0 to 5V or 0 to 10V
Bipolar Input Current	± 1.75	± 1.75	± 1.75	± 1.75	mA max	Input Range: $\pm 5V$
REFERENCE INPUT						
V_{REF} (For Specified Performance)	-5	-5	-5	-5	Volts	$\pm 1\%$
Input Reference Current	-3	-3	-3	-3	μA max	
POWER SUPPLY REJECTION						
V_{DD} Only, (FS Change)	± 1	± 1	± 1	± 1	LSB typ	$V_{SS} = -12V$, $V_{DD} = +4.75V$ to $+5.25V$
V_{SS} Only, (FS Change)	± 1	± 1	± 1	± 1	LSB typ	$V_{DD} = +5V$, $V_{SS} = -10.8V$ to $-13.2V$
LOGIC INPUTS						
\overline{CS} , \overline{RD} , CLK IN						
V_{INL} , Input Low Voltage	+0.8	+0.8	+0.8	+0.8	V max	$V_{DD} = 5V \pm 5\%$
V_{INH} , Input High Voltage	+2.4	+2.4	+2.4	+2.4	V min	
C_{INL}^3 Input Capacitance	10	10	10	10	pF max	
\overline{CS} , \overline{RD}						
I_{IN} , Input Current	± 10	± 10	± 10	± 10	μA max	$V_{IN} = 0$ to V_{DD}
CLK IN						
I_{IN} , Input Current	± 20	± 20	± 20	± 20	μA max	$V_{IN} = 0$ to V_{DD}
LOGIC OUTPUTS						
DB11-DB0, \overline{BUSY} , CLK OUT						
V_{OL} , Output Low Voltage	+0.4	+0.4	+0.4	+0.4	V max	$I_{SINK} = 1.6mA$
V_{OH} , Output High Voltage	+4.0	+4.0	+4.0	+4.0	V min	$I_{SOURCE} = 200\mu A$
Floating-State Leakage Current						
DB11-DB0	± 10	± 10	± 10	± 10	μA max	
Floating-State Output Capacitance ³	15	15	15	15	pF max	
CONVERSION TIME						
AD7672XX03						
Synchronous Clock	3.125	-	3.125	-	μs max	Applies to K and B Grades Only
Asynchronous Clock	3/3.25	-	3/3.25	-	μs min/max	$f_{CLK} = 4MHz$. See Under Control Inputs Synchronization
AD7672XX05						
Synchronous Clock	5	5	5	5	μs max	$f_{CLK} = 2.5MHz$
Asynchronous Clock	4.8/5.2	4.8/5.2	4.8/5.2	4.8/5.2	μs min/max	
AD7672XX10						
Synchronous Clock	10	10	10	10	μs max	$f_{CLK} = 1.25MHz$
Asynchronous Clock	9.6/10.4	9.6/10.4	9.6/10.4	9.6/10.4	μs min/max	
POWER REQUIREMENTS						
V_{DD}	+5	+5	+5	+5	VNOM	$\pm 5\%$ for Specified Performance
V_{SS}	-12	-12	-12	-12	VNOM	$\pm 10\%$ for Specified Performance
I_{DD}^4	7	7	7	7	mA max	$\overline{CS} = \overline{RD} = V_{DD}$, $A_{IN1} = A_{IN2} = 5V$
I_{SS}^4	-12	-12	-12	-12	mA max	$\overline{CS} = \overline{RD} = V_{DD}$, $A_{IN1} = A_{IN2} = 5V$
Power Dissipation	110	110	110	110	mW typ	
	179	179	179	179	mW max	

NOTES

¹Temperature range as follows: AD7672K; L 0 to +70°C.

AD7672B, C; -25°C to +85°C.

² $V_{DD} = 5V$, $V_{SS} = -12V$, 1LSB = FS/4096

³Sample tested to ensure compliance.

⁴Power supply current is measured when AD7672 is inactive, i.e., $\overline{CS} = \overline{RD} = \overline{BUSY} = HIGH$.

Specifications subject to change without notice.

SPECIFICATIONS

($V_{DD} = 5V \pm 5\%$, $V_{SS} = -12 \pm 10\%$, $V_{REF} = -5V$ unless otherwise noted.
 $f_{CLK} = 2.5MHz$ for AD7672XX05, $1.25MHz$ for AD7672XX10.
 All Specifications T_{min} to T_{max} unless otherwise noted. Specifications apply to Slow Memory Mode).

Parameter	AD7672T ¹	AD7672U ¹	Units	Test Conditions/Comments
ACCURACY²				
Resolution	12	12	Bits	
Integral Nonlinearity (@ +25°C)	±1	±1/2	LSB max	Tested Range ±5V
T_{min} to T_{max}	±1	±3/4	LSB max	
Differential Nonlinearity	±0.9	±0.9	LSB max	No Missing Codes Guaranteed
Unipolar Offset Error (@ +25°C)	±5	±3	LSB max	Input Range: 0 to 5V or 0 to 10V
T_{min} to T_{max}	±6	±4	LSB max	Typical TC is 2ppm/°C
Unipolar Gain Error (@ +25°C)	±5	±4	LSB max	Input Range: 0 to 5V or 0 to 10V
T_{min} to T_{max}	±7	±6	LSB max	Typical TC is 2ppm/°C
Bipolar Zero Error (@ +25°C)	±5	±3	LSB max	Input Range: ±5V
T_{min} to T_{max}	±6	±4	LSB max	Typical TC is 2ppm/°C
Bipolar Gain Error (@ +25°C)	±5	±4	LSB max	Input Range: ±5V
T_{min} to T_{max}	±7	±6	LSB max	Typical TC is 2ppm/°C
ANALOG INPUT				
Unipolar Input Current	3.5	3.5	mA max	Input Ranges: 0 to 5V or 0 to 10V
Bipolar Input Current	±1.75	±1.75	mA max	Input Range: ±5V
REFERENCE INPUT				
V_{REF} (For Specified Performance)	-5	-5	Volts	±1%
Input Reference Current	-3	-3	μA max	
POWER SUPPLY REJECTION				
V_{DD} Only, (FS Change)	±1	±1	LSB typ	$V_{SS} = -12V$, $V_{DD} = +4.75V$ to $+5.25V$
V_{SS} Only, (FS Change)	±1	±1	LSB typ	$V_{DD} = +5V$, $V_{SS} = -10.8V$ to $-13.2V$
LOGIC INPUTS				
CS, RD, CLK IN				
V_{INL} , Input Low Voltage	+0.8	+0.8	V max	$V_{DD} = 5V \pm 5\%$
V_{INH} , Input High Voltage	+2.4	+2.4	V min	
C_{IN} , ³ Input Capacitance	10	10	pF max	
CS, RD				
I_{IN} , Input Current	±10	±10	μA max	$V_{IN} = 0$ to V_{DD}
CLK IN				
I_{IN} , Input Current	±20	±20	μA max	$V_{IN} = 0$ to V_{DD}
LOGIC OUTPUTS				
DB11-DB0, BUSY, CLK OUT				
V_{OL} , Output Low Voltage	+0.4	+0.4	V max	$I_{SINK} = 1.6mA$
V_{OH} , Output High Voltage	+4.0	+4.0	V min	$I_{SOURCE} = 200\mu A$
Floating-State Leakage Current				
DB11-DB0	±10	±10	μA max	
Floating-State Output Capacitance ³	15	15	pF max	
CONVERSION TIME				
AD7672XX05				
Synchronous Clock	5	5	μs max	$f_{CLK} = 2.5MHz$. See Under
Asynchronous Clock	4.8/5.2	4.8/5.2	μs min/max	Control Inputs Synchronization
AD7672XX10				
Synchronous Clock	10	10	μs max	$f_{CLK} = 1.25MHz$
Asynchronous Clock	9.6/10.4	9.6/10.4	μs min/max	
POWER REQUIREMENTS				
V_{DD}	+5	+5	VNOM	±5% for Specified Performance
V_{SS}	-12	-12	VNOM	±10% for Specified Performance
I_{DD} ⁴	7	7	mA max	$CS = RD = V_{DD}$, $AIN1 = AIN2 = 5V$
I_{SS} ⁴	-12	-12	mA max	$CS = RD = V_{DD}$, $AIN1 = AIN2 = 5V$
Power Dissipation	110	110	mW typ	
	179	179	mW max	

NOTES

¹Temperature range as follows: AD7672T, U; -55°C to +125°C.

² $V_{DD} = 5V$, $V_{SS} = -12V$, 1LSB = FS/4096

³Sample tested to ensure compliance.

⁴Power supply current is measured when AD7672 is inactive, i.e., $\overline{CS} = \overline{RD} = \overline{BUSY} = HIGH$.

Specifications subject to change without notice.

3

TIMING CHARACTERISTICS¹ ($V_{DD} = 5V, V_{SS} = -12V$)

Parameter	Limit at +25°C (All Grades)	Limit at T_{min}, T_{max} (K, L, B, C Grades)	Limit at T_{min}, T_{max} (T, U Grades)	Units	Conditions/Comments
t_1	0	0	0	ns min	\overline{CS} to \overline{RD} Setup Time
t_2	190	230	270	ns max	\overline{RD} to \overline{BUSY} Propagation Delay
t_3^2	90	110	120	ns max	Data Access Time after \overline{RD} , $C_L = 20pF$
	125	150	170	ns max	Data Access Time after \overline{RD} , $C_L = 100pF$
t_4	t_3	t_3	t_3	ns min	\overline{RD} Pulse Width
t_5	0	0	0	ns min	\overline{CS} to \overline{RD} Hold Time
t_6^2	70	90	100	ns max	Data Setup Time after \overline{BUSY}
t_7^3	20	20	20	ns min	Bus Relinquish Time
	75	85	90	ns max	
t_8	200	200	200	ns min	Delay Between Successive Read Operations

NOTES

¹Timing Specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with $t_r = t_f = 5ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.

² t_3 and t_6 are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.

³ t_7 is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.

Specifications subject to change without notice.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.




Figure 1. Load Circuits for Access Time




Figure 2. Load Circuits for Output Float Delay

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ C$ unless otherwise noted)

V_{DD} to DGND	-0.3V to +7V
V_{SS} to DGND	+0.3V to -12V
AGND to DGND	-0.3V to $V_{DD} + 0.3V$
AIN1, AIN2 to AGND	-15V to +15V
V_{REF} to AGND	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Digital Input Voltage to DGND (CLK IN, \overline{CS} , \overline{RD})	-0.3V to $V_{DD} + 0.3V$
Digital Output Voltage to DGND (DB11-DB0, \overline{BUSY} , CLK OUT)	-0.3V to $V_{DD} + 0.3V$
Operating Temperature Range	
K, L	0 to +70°C
B, C	-25°C to +85°C
T, U	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C
Power Dissipation (Any Package) to +75°C	1,000mW
Derates above +75°C by	10mW/°C

*Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TERMINOLOGY

UNIPOLAR OFFSET ERROR

The ideal first code transition should occur when the analog input is 1/2LSB above AGND. The deviation of the actual transition from that point is termed the offset error.

BIPOLAR ZERO ERROR

The ideal midscale transition (i.e., 0111 1111 1111 to 1000 0000 0000) for the $\pm 5V$ range should occur when the analog input is 1/2LSB below AGND. Bipolar zero error is the deviation

of the actual transition from that point.

GAIN ERROR

The ideal difference between the first code transition and last code transition is FS - 2LSBs. The Gain error is defined as the deviation between this ideal difference and the measured difference. Ideal FS corresponds to 5V for the unipolar 0 to 5V range and 10V for both the unipolar 0 to 10V and bipolar $\pm 5V$ ranges.

ORDERING INFORMATION¹

CONVERSION TIME = 3 μ s

Accuracy Grade	Temperature Range and Package Options ²	
	0 to +70°C	-25°C to +85°C
	Plastic DIP (N-24)	Hermetic ³ (Q-24)
± 1 LSB	AD7672KN03	AD7672BQ03
	PLCC ⁴ (P-28A)	LCCC ⁵ (E-28A)
± 1 LSB	AD7672KP03	AD7672BE03

CONVERSION TIME = 5 μ s

Accuracy Grade	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-24)	Hermetic ³ (Q-24)	Hermetic ³ (Q-24)
± 1 LSB	AD7672KN05	AD7672BQ05	AD7672TQ05
$\pm 1/2$ LSB	AD7672LN05	AD7672CQ05	AD7672UQ05
	PLCC ⁴ (P-28A)		LCCC ⁵ (E-28A)
± 1 LSB	AD7672KP05		AD7672TE05
$\pm 1/2$ LSB	AD7672LP05		AD7672UE05

CONVERSION TIME = 10 μ s

Accuracy Grade	Temperature Range and Package Options ²		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
	Plastic DIP (N-24)	Hermetic ³ (Q-24)	Hermetic ³ (Q-24)
± 1 LSB	AD7672KN10	AD7672BQ10	AD7672TQ10
$\pm 1/2$ LSB	AD7672LN10	AD7672CQ10	AD7672UQ10
	PLCC ⁴ (P-28A)		LCCC ⁵ (E-28A)
± 1 LSB	AD7672KP10		AD7672TE10
$\pm 1/2$ LSB	AD7672LP10		AD7672UE10

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³Analog Devices reserves the right to ship either ceramic (package outline D-24A) or cerdip hermetic (package outline Q-24) packages.

⁴PLCC: Plastic Leaded Chip Carrier.


⁵LCCC: Leadless Ceramic Chip Carrier.

DIP PIN FUNCTION DESCRIPTION


PIN	MNEMONIC	DESCRIPTION
1	AIN1	Analog Input.
2	V _{REF}	Voltage Reference Input. The AD7672 is specified with V _{REF} = -5V.
3	AGND	Analog Ground.
4 . . . 11	DB11 . . . DB4	Three-state data outputs. They become active when \overline{CS} and \overline{RD} are brought low. DB11 is the most significant bit (MSB).
13 . . . 16	DB3 . . . DB0	
12	DGND	Digital Ground.
17	CLK IN	Clock Input pin. An external TTL compatible clock may be applied to this pin. Alternatively a crystal or ceramic resonator may be connected between CLK IN (Pin 17) and CLK OUT (Pin 18).
18	CLK OUT	Clock Output Pin. An inverted CLK IN signal appears at CLK OUT when an external clock is used. See CLK IN (Pin 17) description.
19	\overline{RD}	READ input. This active LOW signal, in conjunction with \overline{CS} is used to enable the output data three-state drivers and initiate a conversion.
20	\overline{CS}	CHIP SELECT Input. This active LOW signal, in conjunction with \overline{RD} is used to enable the output data three-state drivers and initiate a conversion.
21	\overline{BUSY}	\overline{BUSY} output indicates converter status. \overline{BUSY} is LOW during conversion.
22	V _{SS}	Negative Supply, -12V.
23	V _{DD}	Positive Supply, +5V.
24	AIN2	Analog Input.

PIN CONFIGURATIONS


DIP



LCCC



PLCC



OPERATING FROM A NEGATIVE SUPPLY GREATER THAN -12V

The AD7672 is designed to operate with a V_{SS} input of $-12V \pm 10\%$. In applications where the negative supply is greater than $-12V$, then a Zener diode in series with V_{SS} can be used to reduce the supply. The Zener diode should have a dynamic impedance of not greater than 40Ω . An example is given in Figure 3. The diode has a Zener voltage of $3V$, which makes it suitable for a negative supply of $-15V \pm 7\%$.




Figure 3. Operation from Nominal Power Supplies of $5V$ and $-15V$

CONVERTER DETAILS

Conversion start is controlled by the \overline{CS} and \overline{RD} inputs. At the start of conversion the successive approximation register (SAR) is reset and the three-state data outputs are enabled. Once a conversion cycle has begun it cannot be restarted.

During conversion, the internal 12-bit DAC is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 4, the analog inputs (AIN1 & AIN2) connect to the comparator input via $5k\Omega$ resistors. The DAC which has $2.5k\Omega$ output impedance connects to the same comparator input. Bit decisions are made by the comparator (zero crossing detector) which checks the addition of each successive weighted bit from the DAC output against the analog inputs. The MSB decision is made $80ns$ (typically) after the second falling edge of CLK IN following a conversion start (see Figure 5). Similarly, the succeeding bit decisions are made approximately $80ns$ after a CLK IN falling edge until conversion




Figure 4. AD7672 AIN Input

is finished. At the end of conversion, the DAC output current balances the current from the analog inputs. The SAR contents (12-bit data word) which represent the analog input signal are loaded into a 12-bit latch.




Figure 5. Operating Waveforms Using an External Clock Source for CLK IN

CONTROL INPUTS SYNCHRONIZATION

In applications where the \overline{RD} control input is not synchronized with the ADC clock then conversion time can vary from 12 to 13 CLK IN periods. This is because the ADC waits for the first falling CLK IN edge after conversion start before the conversion procedure begins. Without synchronization, this delay can vary from zero to an entire clock period. If a constant conversion time is required, then the following approach may be used: when initiating a conversion, \overline{RD} must go low on either the rising edge of CLK IN or the falling edge of CLK OUT. This ensures a fixed conversion time that is 12.5 times the CLK IN frequency.


DRIVING THE ANALOG INPUTS

During conversion current from the analog inputs is modulated by the DAC output current at a rate equal to the CLK IN frequency (i.e., $4MHz$ when $CLK\ IN = 4MHz$). This causes voltage spikes (glitches) to appear at the analog inputs. The magnitude and settling time of these glitches depends on the open-loop output impedance and small signal bandwidth of the amplifier or sample and hold driving these inputs. These devices must have sufficient drive to ensure that the glitches have settled within one clock period. An example of a suitable op amp is the AD OP-27. The magnitude of the largest glitch when using this device to drive one of the analog inputs is typically $11mV$ with a $200ns$ settling time.

Suitable devices capable of driving the AD7672 analog inputs are the AD OP-27 and AD711 op amps and the AD585 and AD683/681 sample and holds.

INTERNAL CLOCK OPERATION

Figure 6 shows the AD7672 internal clock circuit. A crystal or ceramic resonator may be connected between CLK IN (Pin 17) and CLK OUT (Pin 18) to provide a clock oscillator for the ADC timing. Alternatively the crystal/ceramic resonator may be omitted and an external clock source may be connected to CLK IN. For an external clock the mark/space ratio must be 50/50. An inverted CLK IN will appear at the CLK OUT pin as shown in the operating waveforms of Figure 5.



NOTES
 AD7672XX03 - 4MHz CRYSTAL/CERAMIC RESONATOR.
 AD7672XX05 - 2.5MHz CRYSTAL/CERAMIC RESONATOR.
 AD7672XX10 - 1.25MHz CRYSTAL/CERAMIC RESONATOR.
 C1 and C2 CAPACITANCE VALUES DEPEND ON CRYSTAL/CERAMIC RESONATOR MANUFACTURER. TYPICAL VALUES ARE FROM 30pF to 100pF.

Figure 6. AD7672 Internal Clock Circuit

ANALOG INPUT RANGES

The AD7672 provides three user selectable analog input ranges; 0 to +5V, 0 to +10V and $\pm 5V$. Figure 7 shows how to configure the two analog inputs (AIN1 and AIN2) for these ranges.





Figure 7. Analog Input Range Configurations

UNIPOLAR OPERATION

Figure 8 shows how to configure an AD584 to produce a reference voltage of $-5V$ for unipolar operation.

The ideal input/output characteristic is shown in Figure 9. The designed code transitions occur midway between successive integer LSB values (i.e., $1/2LSB$, $3/2LSBs \dots FS - 3/2 LSBs$).



*ADDITIONAL PINS OMITTED FOR CLARITY
 **0-TO-5V RANGE: CONNECT AIN2 TO AIN1
 0-TO-10V RANGE: AIN2 = AGND

Figure 8. Unipolar Operation Using the AD584 as a Reference

The output code is natural binary with $1LSB = FS/4096$. FS is either +5V or +10V depending on the analog inputs configuration.




Figure 9. AD7672 Ideal Input/Output Transfer Characteristic for Unipolar Operation

OFFSET AND FULL-SCALE ERROR

In most Digital Signal Processing (DSP) applications, offset and full-scale error have little or no effect on system performance. A typical example is a digital filter, where an analog input signal is quantized, digitally processed and recreated using a DAC. In these type of applications the offset error can be eliminated by ac coupling the recreated signal. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. An important consideration in DSP applications is Differential Nonlinearity and this is not affected by either offset or full-scale error.


UNIPOLAR OFFSET AND FULL-SCALE ERROR ADJUSTMENT

If absolute accuracy is an application requirement then offset and full-scale error can be adjusted to zero. Offset error must be adjusted before full-scale error. Figure 10 shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset of the op amp driving the analog input (i.e., A1 in Figure 10). For zero offset error apply a voltage equal to $1/2LSB$ at V_{IN} and adjust the op amp offset voltage until the ADC output code flickers between 0000 0000 0000 and 0000 0000 0001.

- 0 to +5V Range: $1/2LSB = 0.61mV$
- 0 to +10V Range: $1/2LSB = 1.22mV$

For zero full-scale error apply an analog input voltage equal to $FS-3/2LSBs$ (last code transition) at V_{IN} and adjust R1 until the ADC output code flickers between 1111 1111 1110 and 1111 1111 1111.

- 0 to +5V Range: $FS-3/2LSBs = 4.99817$
- 0 to +10V Range: $FS-3/2LSBs = 9.99634$




*ADDITIONAL PINS OMITTED FOR CLARITY
 **0-TO-5V RANGE: CONNECT AIN2 TO AIN1
 0-TO-10V RANGE: AIN2 = AGND

Figure 10. Unipolar Operation with Gain Error Adjust

BIPOLAR OPERATION

Bipolar operation is achieved by providing a +10V span at the AIN1 input which is offset to $\pm 5V$ by applying +5V at the AIN2 input. This requires two reference voltages; -5V for the V_{REF} input and +5V for the AIN2 input. Figure 11 demonstrates how to produce these voltages from an AD584 and an inverting amplifier configuration. Alternatively, a convenient solution is to use the AD588 voltage reference as in Figure 12. This device generates the required $\pm 5V$ with a minimum of additional components. It also offers excellent temperature stability with voltage drifts as low as 1.5ppm/°C.

The ideal input/output transfer characteristic after offset and gain adjustment is shown in Figure 13. The LSB size is $(10/4096)V = 2.44mV$.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 11. Bipolar Operation Using an AD584 and an AD711 Op Amp

BIPOLAR OFFSET AND GAIN ADJUSTMENT


In applications where absolute accuracy is important then offset and gain error can be adjusted to zero. Offset is adjusted by trimming the voltage at the AIN1 or the AIN2 input when the analog input is at $-FS/2 + 1/2LSB$. This can be achieved by adjusting the offset of an external amplifier used to drive either of these analog inputs. Alternatively the AD588 voltage reference contains a balance control input which can be used to trim the offset to zero. An additional potentiometer (R2 in Figure 14) is required. The trim procedure is as follows:

Apply $-4.99878V$ ($-FS/2 + 1/2LSB$) at V_{IN} and adjust R2 until the ADC output code flickers between 0000 0000 0000 and 0000 0000 0001.

Gain error can be adjusted at either the last positive code transition or the mid-scale transition (bipolar zero error adjust). Adjusting the positive end of the transfer function is in keeping with more conventional ADC calibration techniques where the user fixes the two end points as in the unipolar case. Bipolar zero adjustment is required in some applications (e.g., motor control) where the user must be guaranteed that the 0111 1111 1111 to 1000 0000 0000 transition occurs exactly when the analog input is $1/2LSB$ below AGND. The trim procedures for both cases are as follows. (See Figure 14.)

Last Code Transition Adjust

Apply a voltage of 4.99634 volts ($FS/2 - 3/2LSBs$) at V_{IN} . Adjust R5 until the ADC output code flickers between 1111 1111 1110 and 1111 1111 1111.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 12. Bipolar Operation Using an AD588 Voltage Reference





Figure 13. Ideal Input/Output Transfer Characteristic for Bipolar Operation



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 14. Bipolar Operation with Offset and Gain Error Adjust

Bipolar Zero Error Adjust

Apply a voltage of $-1.22mV$ at V_{IN} and adjust R5 until the ADC output code flickers between 0111 1111 1111 and 1000 0000 0000.

TIMING AND CONTROL

Conversion start and data read operations are controlled by two of the AD7672 digital inputs; \overline{CS} and \overline{RD} . Figure 15 shows the equivalent logic circuit of these inputs. A high-to-low logic transition on \overline{CS} and \overline{RD} initiates a conversion. Once initiated it cannot be restarted until conversion is complete. Converter status is indicated by the \overline{BUSY} output, and this is low while conversion is in progress.




Figure 15. Internal Logic for Control Inputs \overline{CS} and \overline{RD}

There are two modes of operation as outlined by the timing diagrams of Figures 16 and 17. Slow Memory Mode is designed for microprocessors that can be driven into a WAIT state, a READ operation brings \overline{CS} and \overline{RD} low, which initiates a conversion and data is read when conversion is complete. The second is the ROM Mode, which does not require microprocessor WAIT states. A READ operation brings \overline{CS} and \overline{RD} low which initiates a conversion and reads the previous conversion result. The data format for both modes is designed for parallel interfacing.




Figure 16. Slow Memory Mode Timing Diagram




Figure 17. ROM Mode Timing Diagram

SLOW MEMORY MODE

Figure 16 shows the timing diagram for Slow Memory Mode. \overline{CS} and \overline{RD} going low triggers a conversion and the AD7672 acknowledges by taking \overline{BUSY} low. Data from the previous conversion appears on the three-state data outputs. \overline{BUSY} returns high at the end of conversion when the output latches have been updated and the conversion result is placed on the output data bus.

ROM MODE

The ROM Mode avoids placing a microprocessor into a wait state. A conversion is started with a READ operation and the 12-bits of data from the previous conversion are available on the data outputs while \overline{CS} and \overline{RD} are low. This data may be disregarded if not required. A second READ operation reads the new data and starts another conversion. A delay at least as long as the AD7672 conversion time must be allowed between READ operations.

MICROPROCESSOR INTERFACING

The AD7672 is designed to interface to microprocessors as a memory mapped device. The \overline{CS} and \overline{RD} inputs are common control inputs to all peripheral memory interfacing.

MC68000 MICROPROCESSOR

Figure 18 shows a typical interface for the MC68000. The AD7672 is operating in the Slow Memory Mode. Assuming the AD7672 is located at address C000 then the following single 16-bit MOVE instruction both starts a conversion and reads the conversion result.

Move.W \$C000,D0

At the beginning of the instruction cycle when the ADC address is selected, \overline{BUSY} and \overline{CS} assert DTACK, so that the 68000 is forced into a WAIT state. At the end of conversion \overline{BUSY} returns high and the conversion result is placed in the D0 register of the UP.




Figure 18. AD7672 - MC68000 Interface

8085A, Z-80 MICROPROCESSORS

Figure 19 shows an AD7672 interface for the Z-80 and 8085A. The AD7672 is operating in the Slow Memory Mode and a two byte read is required. Not shown in the Figure is the 8-bit latch required to demultiplex the 8085A common address/data bus. The following LOAD instruction starts a conversion and reads the conversion result into the HL register pair.

For the 8085A LHL (B000)
 For the Z-80 LDHL (B000)

This is a two byte read instruction. During the first read operation, \overline{BUSY} forces the microprocessor to wait for the AD7672 conversion. At the end of conversion the low byte (DB7-DB0) is loaded into the HL register pair and the high byte (DB11-DB8) is latched into a 74HC374. No WAIT states are inserted during the second read operation when the microprocessor is reading the high data byte.




Figure 19. AD7672 - 8085A/Z80 Interface

IBM PC* COMPUTER

The -12V power supply operation of the AD7672 makes it an ideal choice for the IBM PC. A typical interface is shown in Figure 20. The AD7672 is configured in the ROM mode. Two addresses are required to read the 12-bit ADC data over the 8-bit data bus. An I/O read instruction to the ADC address (B000) starts a conversion and reads the low data byte (DB7-DB0). This data is from the previous conversion. The high byte (DB11-DB8) may be read with a similar I/O instruction to the 74HC374 latch (address B001). Alternatively the up-to-date data may be read at the end of conversion. The AD7672 \overline{BUSY} may be used to interrupt the IBM PC as shown in Figure 20. The data is then read with two I/O instructions as before. Note a read instruction to the ADC should not be attempted while conversion is in progress.

*IBM PC is a trademark of International Business Machines Corp.




Figure 20. AD7672 - IBM PC Interface

ADSP-2100 DIGITAL SIGNAL PROCESSOR

The ADSP-2100 like other digital signal processors requires very fast data access times beyond the capabilities of the AD7672. This problem is easily overcome by inserting 74HC374 latches in the data bus as in Figure 21. Again for this interface a single instruction is sufficient to read the AD7672 conversion result.

MRO = DM (ADC ADDRESS)

This instruction initiates a conversion and reads the previous conversion result into the MRO register. \overline{CS} and \overline{RD} are gated so that they remain low for the duration of the conversion. Note that no WAIT states are inserted even though the AD7672 is configured for a Slow Memory mode. At the end of conversion, \overline{BUSY} going high latches the new result into the 74HC374 latches. An RC delay is inserted to compensate for the data setup time after \overline{BUSY} (t_6).




Figure 21. AD7672 - ADSP-2100 Interface

TMS32010 MICROCOMPUTER

Figure 22 shows an AD7672-TMS32010 interface. The AD7672 is operating in the ROM mode. The interface is designed for a maximum TMS32010 clock frequency of 18MHz but will typically work over the full TMS32010 clock frequency range.

The AD7672 is mapped at a port address. The following I/O instruction starts a conversion and reads the previous conversion result into data memory.

IN A,PA (PA = PORT ADDRESS)

When conversion is complete, a second I/O instruction reads the up-to-date data into the accumulator and starts another conversion. A delay at least as long as the ADC conversion time must be allowed between I/O instructions.




Figure 22. AD7672 - TMS32010 Interface

APPLICATION HINTS

Good printed circuit board (PCB) layout is as important as the circuit design itself in achieving high speed A/D performance. The AD7672's comparator is required to make bit decisions on an LSB size of 0.61mV. To achieve this, the designer has to be conscious of noise both in the ADC itself and the preceding analog circuitry. Switching mode power supplies are not recommended as the switching spikes will feed through to the comparator causing noisy code transitions. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any ADC, and a proper PCB layout which minimizes these effects is essential for best performance.

LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog signal lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Guard (screen) the analog input with AGND.

Establish a single point analog ground (star ground) separate from the logic system ground at Pin 3 (AGND) or as close as possible to the AD7672 as shown in Figure 23. Connect all other grounds and Pin 12 (AD7672 DGND) to this single analog ground point. Do not connect any other digital grounds to this analog ground point. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC, so make the foil width for these tracks as wide as possible. The use of ground planes minimizes impedance paths, while guarding the analog circuitry from digital noise. The circuit layouts of Figures 29 and 30 have both analog and digital ground planes which are kept separated and only joined together at the AD7672 AGND pin.

NOISE: Keep the input signal leads to AIN and signal return leads from AGND (Pin3) as short as possible to minimize input noise coupling. In applications where this is not possible use a shielded cable between the source and the ADC. Reduce the ground circuit impedance as much as possible, since any potential difference in grounds between the signal source and the ADC appears as an error voltage in series with the input signal.

Microprocessor applications generate noisy environments, making 12-bit performance difficult to achieve, especially when the ADC is connected to a continuously active bus. The problem can

be eliminated by forcing the microprocessor into a WAIT state during conversion (see Slow Memory Mode interfacing), or by using three-state buffers to isolate the AD7672 data bus.





Figure 23. Power Supply Grounding Practice

DATA ACQUISITION APPLICATION

Figure 24 shows a typical data acquisition circuit designed for a microprocessor environment. The corresponding PCB layout and silk screen are shown in Figures 28 to 30. The analog input is applied to a Sample-and-Hold Amplifier (SHA) which can either be an AD683, an AD681 or an AD585. (See Figures 25 and 26.) A voltage reference (AD588) provides the appropriate biasing for any of the three analog input ranges. The data bus outputs are buffered with 74HC374 latches. These provide data bus isolation and improve data access time. Data access time is reduced to under 30ns allowing interfacing to practically any microprocessor including the high-speed DSP processors. Data format can either be a complete parallel load for 16-bit microprocessors or a two byte load for 8-bit microprocessors.

Bus activity on the AD7672 CS and RD inputs during conversion can feedthrough to the comparator and cause LSB errors. Ideally these signals should be inactive during conversion. One way of achieving this is to force them into an inactive state by gating them with BUSY as shown in Figure 24. R2 and C26 are included to provide a delay of approximately 100ns. This compensates for the data setup time after BUSY goes high ensuring valid data gets loaded into IC5 and IC6.



- NOTES
1. THE CORRESPONDING PCB LAYOUT OF FIGURES 29 AND 30 CAN ACCOMMODATE EITHER THE AD585, THE AD681 OR THE AD683 SHA. (SEE FIGURES 25 AND 26.)
 2. ANALOG INPUT RANGE SELECT.
 3. C9 AND C10 ARE REQUIRED FOR THE $\pm 5V$ RANGE ONLY.
 4. OPTIONAL SAMPLE-AND-HOLD DELAY, IF NOT REQUIRED, REPLACE R3 WITH A WIRE LINK AND OMIT C27.

Figure 24. Data Acquisition Circuit Using the AD7672




Figure 25. AD683/AD681 SHA Connection Diagram for Figure 24




Figure 26. AD585 SHA Connection Diagram for Figure 24

SAMPLE-AND-HOLD OPERATION

The PCB layout of Figures 29 and 30 can accommodate either the AD683, the AD681 or the AD585 sample-and-hold amplifier. The choice of SHA depends mainly on the acquisition time required.

However, another important consideration with sample-and-hold interfacing is settling time. This is the time required by the sample and hold amplifier output to settle after receiving a HOLD command. To allow for this, there must be a delay which is at least as long as the SHA settling time between the HOLD command and the AD7672's first MSB decision. When initiating a conversion, if the SHA's HOLD input and the AD7672 \overline{CS} and \overline{RD} inputs are asserted together, then this delay can vary from one to two clock periods. This corresponds to a delay of 800ns to 1600ns for the AD7672XX10, 400ns to 800ns for the AD7672XX05 and 250ns to 500ns for the AD7672XX03. Under these conditions a settling time of less than 200ns is required by the SHA to satisfy all speed grades of the AD7672. This figure allows an additional 50ns for the AD7672XX03 internal comparator. Both the AD683 and AD681 meet this condition. However, since the AD585 is specified with a settling time of 500ns, the 10 μ s version of the AD7672 is the only one of the three-speed grades guaranteed to meet this timing requirement. This settling time requirement may be met with the higher speed grades by using either an additional circuit delay or by synchronizing the control inputs with the clock. Both of these methods are discussed below.

AD7672 – AD585 INTERFACE

The 500ns settling time requirement of the AD585 must be allowed for, at the start of conversion when interfacing to the 3 μ s and 5 μ s versions of the AD7672. It may be achieved for the 5 μ s version by using either one of two methods. The first is to synchronize the control inputs with the ADC clock as follows; when initiating a conversion \overline{CS} and \overline{RD} (\overline{CSTART} in Figure 24) should go low on a falling CLK IN edge. This guarantees two clock periods between conversion start and the first MSB decision.

The second method will work for both the 3 μ s and 5 μ s parts. It compensates for settling time by inserting an external delay between the AD7672 \overline{CS} and \overline{RD} inputs and the AD585 HOLD input. The length of this delay should be equal to the sample-and-hold amplifier settling time. It is shown as an optional RC delay in Figure 24 which must be bypassed if not used. Note it is not required for the slower 10 μ s, AD7672XX10 or when either the AD683 or the AD681 is used with any speed grade of the AD7672.

INPUT RANGE SELECT OPTIONS

There are three analog input ranges which are user selectable by placing links on the PCB as shown in Table 1 below. These options are located between IC2 and IC3.

Range (Volts)	Links Required
0 to 5	Connect E to F : A – B, C – D = Open Circuit
0 to 10	Connect C to D : A – B, E – F = Open Circuit
– 5 to + 5	Connect A to B : C – D, E – F = Open Circuit


Table 1. Input Range Link Options

EXTERNAL CONNECTIONS

The PCB layout is designed so that all external connections except the V_{DD} and V_{SS} power supplies can be made by any of three ways:

1. 32 way single sided edge connector,
2. Euro card connector, SKT3
3. 20-pin DIP socket. (SKT2 on the silk screen).

The pinout for the 20-pin DIP socket is shown below and the other pinouts are shown in Figures 24 and 30. The V_{DD} and V_{SS} power supplies are connected at the top of the board (see Figure 28, Silk Screen).



PIN FUNCTION DESCRIPTION

$\overline{C.START}$	Conversion Start going low initiates a conversion.
$\overline{OUT1}$	Active Low, three-state control for DB7-DB0.
$\overline{OUT2}$	Active Low, three-state control for DB11-DB8.
\overline{BUSY}	AD7672 Status Output. \overline{BUSY} is low during conversion.
CLK IN	AD7672 CLK IN input. Note the board has a facility for an on-board crystal oscillator or a ceramic resonator.
DB11-DB0	Three-State data outputs.
5V	5V power supply.
DGND	Digital Ground

COMPONENT LIST

IC1 Sample and hold, IC1 can occupy one of two positions depending on the sample-and-hold model. These positions are outlined in Figure 27. The plated-through holes denoted by "1" are configured for the AD683/AD681 and the plated-through holes denoted by "2" are configured for the AD585.




Figure 27. PCB Sample-and-Hold Amplifier Options

IC2 AD588 Voltage Reference.
 IC3 AD7672 Analog-to-Digital Converter.
 IC4 74HC00 Quad NAND Gate.
 IC5, IC6 74HC374 Octal Latches with Three-State Outputs.

C1, C3, C5, C7, C11, C15, C17, C19, C21, C23 10 μ F Capacitors.
 C2, C4, C6, C8, C12, C16, C18, C20, C22, C24 C25 0.1 μ F Capacitors.
 C9 1 μ F
 C9 10 μ F Capacitor, Required for $\pm 5V$ Range Only.
 C10 0.1 μ F Capacitor, Required for $\pm 5V$ Range Only.
 C13, C14 Crystal/Ceramic Resonator Capacitors Values Depend on the Manufacturer. For example: 4MHz XTAL (HC - 18/U) from IQD; C13, C14 = 30pF; 2.5MHz (HC 18/U) and 1.2288MHz (HC 33/U) from Anderson; No Capacitors Required.
 C26 22pF.
 C27 470pF, Sample-and-Hold Delay (See Sample-and-Hold Operation) Omit C27 if this delay is not required.
 R1 39k.
 R2 4.7k.
 R3 1k, Sample-and-Hold Delay (See Sample-and-Hold Operation) Replace with a wire link if this delay is not required.
 SKT1 Subminiature Connector from Greenpar.

TEST POINTS

TP1 - Analog Input TP3 - CLK IN
 TP2 - Analog Ground TP4 - AD7672 \overline{BUSY} Output




Figure 28. PCB Silk Screen for Figure 24




Figure 29. PCB Component Side Layout for Figure 24





Figure 30. PCB Solder Side Layout for Figure 24

FEATURES

Fast Conversion Time: 1.36 μ s max
Built-In Track-and-Hold Function
No Missed Codes
No User Trims Required
Single +5V Supply
Ratiometric Operation
No External Clock
Skinny 20-Pin DIP and 20-Terminal Surface Mount Packages

AD7820 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7820 is a high speed, microprocessor compatible 8-bit analog-to-digital converter which uses a half-flash conversion technique to achieve a conversion time of 1.36 μ s. The converter has a 0V to +5V analog input voltage range with a single +5V supply.

The half-flash technique consists of 31 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC. The input to the AD7820 is tracked and held by the input sampling circuitry, eliminating the need for an external sample-and-hold for signals with slew rates less than 100mV/ μ s.

The part is designed for ease of microprocessor interface with the AD7820 appearing as a memory location or I/O port without the need for external interfacing logic. All digital outputs use latched, three-state output buffer circuitry to allow direct connection to a microprocessor data bus or system input port. A non-three state overflow output is also provided to allow cascading of devices to give higher resolution.

The AD7820 is fabricated in an advanced, all ion-implanted, high speed, Linear Compatible CMOS (LC²MOS) process and features a low maximum power dissipation of 75mW. It is available in both 0.3"-wide, 20-pin DIPs and in 20-terminal surface mount packages.

PRODUCT HIGHLIGHTS

- 1. Fast Conversion Time**
 The half-flash conversion technique, coupled with fabrication on Analog Devices' LC²MOS process, enables very fast conversion times. The maximum conversion time for the WR-RD mode is 1.36 μ s, with 1.6 μ s the maximum for the RD mode.
- 2. Total Unadjusted Error**
 The AD7820 features an excellent total unadjusted error figure of less than 1/2LSB over the full operating temperature range. The part is also guaranteed to have no missing codes over the entire temperature range.
- 3. Built-In Track-and-Hold**
 The analog input circuitry uses sampled-data comparators, which by nature have a built-in track-and-hold function. As a result, input signals with slew rates up to 100mV/ μ s can be converted to 8-bits without external sample-and-hold. This corresponds to a 5V peak-to-peak, 7kHz sine-wave signal.
- 4. Single Supply**
 Operation from a single +5V supply with a positive voltage reference allows operation of the AD7820 in microprocessor systems without any additional power supplies.

SPECIFICATIONS

($V_{DD} = +5V$; $V_{REF}(+) = +5V$; $V_{REF}(-) = GND = 0V$ unless otherwise stated).
All specifications T_{min} to T_{max} unless otherwise specified. Specifications apply for RD Mode (Pin 7 = 0V)

Parameter	K Version ¹	L Version	B, T Versions	C, U Versions	Units	Conditions/Comments
ACCURACY						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error ²	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Minimum Resolution for which No Missing Codes are guaranteed	8	8	8	8	Bits	
REFERENCE INPUT						
Input Resistance	1.0/4.0	1.0/4.0	1.0/4.0	1.0/4.0	k Ω min/k Ω max	
$V_{REF}(+)$ Input Voltage Range	$V_{REF}(-)/V_{DD}$	$V_{REF}(-)/V_{DD}$	$V_{REF}(-)/V_{DD}$	$V_{REF}(-)/V_{DD}$	V min/V max	
$V_{REF}(-)$ Input Voltage Range	$GND/V_{REF}(+)$	$GND/V_{REF}(+)$	$GND/V_{REF}(+)$	$GND/V_{REF}(+)$	V min/V max	
ANALOG INPUT						
Input Voltage Range	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	V min/V max	
Input Leakage Current	± 3	± 3	± 3	± 3	μA max	
Input Capacitance ³	45	45	45	45	pF typ	
LOGIC INPUTS						
CS, WR, RD						
V_{INH}	2.4	2.4	2.4	2.4	V min	
V_{INL}	0.8	0.8	0.8	0.8	V max	
$I_{INH}(CS, RD)$	1	1	1	1	μA max	
$I_{INH}(WR)$	3	3	3	3	μA max	
I_{INL}	-1	-1	-1	-1	μA max	
Input Capacitance ³	8	8	8	8	pF max	Typically 5pF
MODE						
V_{INH}	3.5	3.5	3.5	3.5	V min	
V_{INL}	1.5	1.5	1.5	1.5	V max	
I_{INH}	200	200	200	200	μA max	50 μA typ
I_{INL}	-1	-1	-1	-1	μA max	
Input Capacitance ³	8	8	8	8	pF max	Typically 5pF
LOGIC OUTPUTS						
DB0-DB7, OFL, INT						
V_{OH}	4.0	4.0	4.0	4.0	V min	$I_{SOURCE} = 360 \mu A$
V_{OL}	0.4	0.4	0.4	0.4	V max	$I_{SINK} = 1.6 mA$
$I_{OUT}(DB0-DB7)$	± 3	± 3	± 3	± 3	μA max	Floating State Leakage
Output Capacitance ³	8	8	8	8	pF max	Typically 5pF
RDY						
V_{OL}	0.4	0.4	0.4	0.4	V max	$I_{SINK} = 2.6 mA$
I_{OUT}	± 3	± 3	± 3	± 3	μA max	Floating State Leakage
Output Capacitance ³	8	8	8	8	pF max	Typically 5pF
SLEW RATE, TRACKING³						
	0.2	0.2	0.2	0.2	V/ μs typ	
	0.1	0.1	0.1	0.1	V/ μs max	
POWER SUPPLY						
V_{DD}						
	5	5	5	5	Volts	$\pm 5\%$ for Specified Performance
I_{DD} ⁴	15	15	20	20	mA max	CS = RD = 0V
Power Dissipation	40	40	40	40	mW typ	
Power Supply Sensitivity	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	LSB max	$\pm 1/16$ LSB typ $V_{DD} = 5V \pm 5\%$

NOTES

¹Temperature Ranges are as follows:

- AD7820K, L Versions; 0 to +70°C
- AD7820B, C Versions; -25°C to +85°C
- AD7820T, U Versions; -55°C to +125°C

²Total Unadjusted Error includes offset, full-scale and linearity errors.

³Sample tested at 25°C by Product Assurance to ensure compliance.

⁴See Typical Performance Characteristics.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹

($V_{DD} = +5V$; $V_{REF(+)} = +5V$; $V_{REF(-)} = GND = 0V$ unless otherwise stated)

Parameter	Limit at 25°C (All grades)	Limit at T_{min}, T_{max} (K,L,B,C grades)	Limit at T_{min}, T_{max} (T,U grades)	Units	Conditions/Comments
t_{CSS}	0	0	0	ns min	\overline{CS} TO $\overline{RD}/\overline{WR}$ Setup Time
t_{CSH}	0	0	0	ns min	\overline{CS} TO $\overline{RD}/\overline{WR}$ Hold Time
t_{RDY}^2	70	90	100	ns max	\overline{CS} to Delay. Pull-Up Resistor 5k Ω .
t_{CRD}	1.6	2.0	2.5	μs max	Conversion Time (RD Mode)
t_{ACCO}^3	$t_{CRD} + 20$	$t_{CRD} + 35$	$t_{CRD} + 50$	ns max	Data Access Time (RD Mode)
t_{INTH}^2	125	-	-	ns typ	\overline{RD} to \overline{INT} Delay (RD Mode)
	175	225	225	ns max	
t_{DH}^4	60	80	100	ns max	Data Hold Time
t_P	500	600	600	ns min	Delay Time between Conversions
t_{WR}	600	600	600	ns min	Write Pulse Width
	50	50	50	μs max	
t_{RD}	600	700	700	ns min	Delay Time between \overline{WR} and \overline{RD} Pulses
t_{ACCI}^3	160	225	250	ns max	Data Access Time (\overline{WR} - \overline{RD} Mode, see Fig. 5b)
					\overline{RD} to \overline{INT} Delay
t_{R1}	140	200	225	ns max	\overline{WR} to \overline{INT} Delay
t_{INTL}^2	700	-	-	ns typ	
	1000	1400	1700	ns max	
t_{ACC2}^3	70	90	110	ns max	Data Access Time (\overline{WR} - \overline{RD} Mode, see Fig. 5a)
					\overline{WR} to \overline{INT} Delay (Stand-Alone Operation)
t_{IHWR}^2	100	130	150	ns max	
t_{ID}	50	65	75	ns max	Data Access Time after \overline{INT} (Stand-Alone Operation)

3

NOTES

¹Sample tested at 25°C to ensure compliance. All input control signals are specified with $t_r = t_f = 20ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.


² $C_L = 50pF$.

³Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.


⁴Defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.

Specifications subject to change without notice.

Test Circuits




a. High-Z to V_{OH}




b. High-Z to V_{OL}

Figure 1. Load Circuits for Data Access Time Test



a. V_{OH} to High-Z



b. V_{OL} to High-Z

Figure 2. Load Circuits for Data Hold Time Test

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to GND	0V, +7V
Digital Input Voltage to GND	
Pins 6-8, 13	-0.3V, $V_{DD} + 0.3V$
Digital Output Voltage to GND	
(Pins 2-5, 9, 14-18)	-0.3V, $V_{DD} + 0.3V$
V_{REF} (+) to GND	V_{REF} (-), $V_{DD} + 0.3V$
V_{REF} (-) to GND	0V, V_{REF} (+)
V_{IN} to GND	-0.3V, $V_{DD} + 0.3V$
Operating Temperature Range	
Commercial (K, L Versions)	0 to +70°C
Industrial (B, C Versions)	-25°C to +85°C

Extended (T, U Versions)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C
Power Dissipation (Any Package) to +75°C	450mW
Derates above +75°C by	6mW/°C


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



ORDERING INFORMATION^{1,2}

Total Unadjusted Error	Temperature Range and Package Options ³		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
± 1 LSB	Plastic DIP (N-20) AD7820KN	Hermetic (Q-20) AD7820BQ	Hermetic (Q-20) AD7820TQ
$\pm 1/2$ LSB	AD7820LN	AD7820CQ	AD7820UQ
± 1 LSB	PLCC⁴ (P-20A) AD7820KP		LCCC⁵ (E-20A) AD7820TE
$\pm 1/2$ LSB	AD7820LP		AD7820UE

NOTE

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.


²Analog Devices reserves the right to ship ceramic packages (package outline D-20) in lieu of cerdip packages (package outline Q-20).

³See Section 13 for package outline information.


⁴PLCC: Plastic Leaded Chip Carrier.

⁵LCCC: Leadless Ceramic Chip Carrier.


Typical Performance Characteristics




Conversion Time (RD Model) vs. Temperature




Power Supply Current vs. Temperature (not including reference ladder)




Accuracy vs. t_{WR}




Accuracy vs. t_{RD}




Accuracy vs. t_p




Accuracy vs V_{REF}
[$V_{REF} = V_{REF(+)} - V_{REF(-)}$]



Signal-Noise Ratio vs. Input Frequency



t_{INTL} Internal Time Delay vs. Temperature



Output Current vs. Temperature

PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	V_{IN}	Analog Input. Range: $V_{REF(-)}$ to $V_{REF(+)}$.
2	DB0	Data Output. Three State Output, bit 0 (LSB)
3	DB1	Data Output. Three State Output, bit 1
4	DB2	Data Output. Three State Output, bit 2
5	DB3	Data Output. Three State Output, bit 3
6	\overline{WR}/RDY	WRITE control input/READY status output. See Digital Interface section.
7	Mode	Mode Selection Input. It determines whether the device operates in the \overline{WR} -RD or RD mode. It is internally tied to GND through a $50\mu A$ current source. See Digital Interface section.
8	\overline{RD}	READ Input. \overline{RD} must be low to access data from the part. See Digital Interface section.
9	\overline{INT}	INTERRUPT Output. \overline{INT} going low indicates that the conversion is complete. \overline{INT} returns high on the rising edge of \overline{RD} or \overline{CS} . See Digital Interface section.
10	GND	Ground
11	$V_{REF(-)}$	Lower limit of reference span. Range: $GND \leq V_{REF(-)} \leq V_{REF(+)}$
12	$V_{REF(+)}$	Upper limit of reference span. Range: $V_{REF(-)} \leq V_{REF(+)} \leq V_{DD}$
13	\overline{CS}	Chip Select Input. \overline{CS} , the decoded device address, must be low for \overline{RD} or \overline{WR} to be recognized by the converter.
14	DB4	Data Output. Three State Output, bit 4
15	DB5	Data Output. Three State Output, bit 5
16	DB6	Data Output. Three State Output, bit 6
17	DB7	Data Output. Three State Output, bit 7 (MSB)
18	\overline{OFL}	Overflow Output. If the analog input is higher than $(V_{REF(+)} - 1/2LSB)$, \overline{OFL} will be low at the end of conversion. It is a non three state output which can be used to cascade 2 or more devices to increase resolution.
19	NC	No connection.
20	V_{DD}	Power supply voltage, +5V

CIRCUIT INFORMATION

BASIC DESCRIPTION

The AD7820 uses a half-flash conversion technique whereby two 4-bit flash A/D converters are used to achieve an 8-bit result. Each 4-bit flash ADC contains 15 comparators which compare the unknown input to a reference ladder to get a 4-bit result. For a full 8-bit reading to be realized, the upper 4-bit flash, the most significant (MS) flash, performs a conversion to provide the 4 most significant data bits. An internal DAC, driven by the 4 MSBs, then recreates an analog approximation of the input voltage. This analog result is subtracted from the input, and the difference is converted by the lower flash ADC, the least significant (LS) flash, to provide the 4 least significant bits of the output data. The MS flash ADC also has one additional comparator to detect input overrange.

OPERATING SEQUENCE

The operating sequence for the AD7820 in the \overline{WR} -RD mode is shown in Figure 3. A set-up time of 500ns is required prior to the falling edge of \overline{WR} . (This 500ns is required between reading data from the AD7820 and starting another conversion). When \overline{WR} is low the input comparators track the analog input signal, V_{IN} . On the rising edge of \overline{WR} , the input signal is sampled and the result for the four most significant bits is latched. \overline{INT} goes low approximately 700ns after the rising edge of \overline{WR} . This indicates that conversion is complete and the data result is already in the output latch. \overline{RD} going low then accesses the output data. If a faster conversion time is required, the \overline{RD} line can be brought low 600ns after \overline{WR} goes high. This latches the lower 4 bits of data and accesses the output data on DB0-DB7.




Figure 3. Operating Sequence (\overline{WR} -RD Mode)

DIGITAL INTERFACE

The AD7820 has two basic interface modes which are determined by the status of the MODE pin. When this pin is low the converter is in the RD mode, with this pin high the AD7820 is set up for the WR-RD mode.

RD Mode

The timing diagram for the RD mode is shown in Figure 4. In the RD mode configuration, conversion is initiated by taking \overline{RD} low. The \overline{RD} line is then kept low until output data appears. It is very useful with microprocessors which can be forced into a WAIT state, with the microprocessor starting a conversion, waiting, and then reading data with a single READ instruction. In this mode, pin 6 of the AD7820 is configured as a status output, RDY. This RDY output can be used to drive the processor READY or WAIT input. It is an open drain output (no internal pull-up device) which goes low after the falling edge of \overline{CS} and goes high impedance at the end of conversion. An \overline{INT} line is also provided which goes low at the completion of conversion. \overline{INT} returns high on the rising edge of \overline{CS} or \overline{RD} .




Figure 4. RD Mode

WR-RD Mode

In the WR-RD mode, pin 6 is configured as the WRITE input for the AD7820. With \overline{CS} low, conversion is initiated on the falling edge of \overline{WR} . Two options exist for reading data from the converter.




Figure 5a. WR-RD Mode ($t_{RD} > t_{INTL}$)

In the first of these options the processor waits for the \overline{INT} status line to go low before reading the data (see Figure 5a). \overline{INT} typically goes low 700ns after the rising edge of \overline{WR} . It indicates that conversion is complete and that the data result is in the output latch. With \overline{CS} low, the data outputs (DB0-DB7) are activated when \overline{RD} goes low. \overline{INT} is reset by the rising edge of \overline{RD} or \overline{CS} .

The alternative option can be used to shorten the conversion time. To achieve this, the status of the \overline{INT} line is ignored and \overline{RD} can be brought low 600ns after the rising edge of \overline{WR} . In this case \overline{RD} going low transfers the data result into the output latch and activates the data outputs (DB0-DB7). \overline{INT} also goes low on the falling edge of \overline{RD} and is reset on the rising edge of \overline{RD} or \overline{CS} . The timing for this interface is shown in Figure 5b.




Figure 5b. WR-RD Mode ($t_{RD} < t_{INTL}$)

The AD7820 can also be used in stand-alone operation in the WR-RD mode. \overline{CS} and \overline{RD} are tied low and a conversion is initiated by bringing \overline{WR} low. Output data is valid typically 700ns after the rising edge of \overline{WR} . The timing diagram for this mode is shown in Figure 6.




Figure 6. WR-RD Mode Stand-Alone Operation, $\overline{CS} = \overline{RD} = 0$

APPLYING THE AD7820 REFERENCE AND INPUT

The two reference inputs on the AD7820 are fully differential and define the zero to full-scale input range of the A/D converter. As a result, the span of the analog input can easily be varied since this range is equivalent to the voltage difference between $V_{IN}(+)$ and $V_{IN}(-)$. By reducing the reference span, $V_{REF}(+) - V_{REF}(-)$, to less than 5V the sensitivity of the converter can be increased (i.e., if $V_{REF} = 2V$ then $1LSB = 7.8mV$). The input/reference arrangement also facilitates ratiometric operation.

This reference flexibility also allows the input span to be offset from zero. The voltage at $V_{REF}(-)$ sets the input level which produces a digital output of all zeroes. Therefore, although V_{IN} is not itself differential, it will have nearly differential-input capability in most measurement applications because of the reference design. Figure 7 shows some of the configurations that are possible.

INPUT CURRENT

Due to the novel conversion techniques employed by the AD7820, the analog input behaves somewhat differently than in conventional devices. The ADC's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.

The equivalent input circuit of the AD7820 is shown in Figure 8a. When a conversion starts (\overline{WR} low, WR-RD mode), all input switches close, and V_{IN} is connected to the most significant and least significant comparators. Therefore, V_{IN} is connected to thirty one 1pF input capacitors at the same time.

The input capacitors must charge to the input voltage through the on resistance of the analog switches (about $2k\Omega$ to $5k\Omega$). In addition, about 12pF of input stray capacitance must be charged. For large source resistances, the analog input can be modelled as an RC network as shown in Figure 8b. As R_S increases, it takes longer for the input capacitance to charge.

In the RD mode, the time for which the input comparators track the analog input is 600ns at the start of conversion. In the WR-RD mode the input comparators track V_{IN} for the duration of the \overline{WR} pulse. Since other factors cause this time to be at least 600ns, input time constants of 100ns can be accommodated without special consideration. Typical total input capacitance values of 45pF allow R_S to be $1.5k\Omega$ without lengthening \overline{WR} to give V_{IN} more time to settle.




Figure 7a. Power Supply as Reference




Figure 7b. External Reference 2.5V Full Scale




Figure 7c. Input Not Referenced to GND




Figure 8a. AD7820 Equivalent Input Circuit




Figure 8b. RC Network Model

INPUT FILTERING

It should be made clear that transients on the analog input signal, caused by charging current flowing into V_{IN} will not normally degrade the ADC's performance. In effect, the AD7820 does not "look" at the input when these transients occur. The

comparators' outputs are not latched while \overline{WR} is low, so at least 600ns will be provided to charge the ADC's input capacitance. It is therefore not necessary to filter out these transients with an external capacitor at the V_{IN} terminal.

INHERENT SAMPLE-HOLD

A major benefit of the AD7820's input structure is its ability to measure a variety of high speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain stable to at least $\frac{1}{2}$ LSB throughout the conversion process if full accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled and held stationary during the conversion. The AD7820 input comparators, by nature of their input switching inherently accomplish this sample-and-hold function. Although the conversion time for the AD7820 is 1.36 μ s, the time through which V_{IN} must be $\frac{1}{2}$ LSB stable is much smaller. The AD7820 "samples" V_{IN} only when \overline{WR} is low. The value of V_{IN} approximately 100ns (internal propagation delay) after the rising edge of \overline{WR} is the measured value. This value is then used in the least significant flash to generate the lower 4-bits of data.

Input signals with slew rates typically below 200mV/ μ s can be converted without error. However, because of the input time constants, and charge injection through the opened comparator input switches, faster signals may cause errors. Still, the AD7820's loss in accuracy for a given increase in signal slope is far less than what would be witnessed in a conventional successive approximation device. A SAR type converter with a conversion time as fast as 1 μ s would still not be able to measure a 5V, 1kHz sine wave without the aid of an external sample-and-hold. The AD7820 with no such help, can typically measure 5V, 10kHz waveforms.

Applications




Figure 9a. 8-Bit Resolution




Figure 9b. Nominal Transfer Characteristic for 8-Bit Resolution Circuit

Applications




Figure 10. 9-Bit Resolution




Figure 11. Telecom A/D Converter




Figure 12. 8-Bit Analog Multiplier





Figure 13. Fast Infinite Sample-and-Hold

FEATURES

Fast Conversion Time: 610ns max
100kHz Track-and-Hold Function
1MHz Sample Rate
Unipolar and Bipolar Input Ranges
Ratiometric Reference Inputs
No External Clock
Skinny 20-Pin DIP and 20-Terminal Surface Mount Packages

AD7821 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The AD7821 is a high-speed, 8-bit, sampling, analog-to-digital converter that offers improved performance over the popular AD7820. It offers a conversion time of 610ns (vs 1.36 μ s for the AD7820) and 100kHz signal bandwidth (vs 7kHz). The sampling instant is better defined and occurs on the falling edge of \overline{WR} or \overline{RD} . The provision of a V_{SS} pin (Pin 19) allows the part to operate from $\pm 5V$ supplies and digitize bipolar input signals. Alternatively, for unipolar inputs, the V_{SS} pin can be grounded and the AD7821 will operate from a single +5V supply, like the AD7820.

The AD7821 has a built-in track-and-hold function capable of digitizing full-scale signals up to 100kHz max. It also uses a half-flash conversion technique which eliminates the need to generate a CLK signal for the ADC.

The AD7821 is designed with standard microprocessor control signals (\overline{CS} , \overline{RD} , \overline{WR} , \overline{RDY} , \overline{INT}) and latched, three-state data outputs capable of interfacing to high-speed data buses. An overflow output (\overline{OFL}) is also provided for cascading devices to achieve higher resolution.

The AD7821 is fabricated in Linear-Compatible CMOS (LC²MOS), an advanced, mixed technology process combining precision bipolar circuits with low-power CMOS logic. The part features a low power dissipation of 50mW.

PRODUCT HIGHLIGHTS

- 1. Fast Conversion Time**
 The half-flash conversion technique, coupled with fabrication on Analog Devices' LC²MOS process, enables a very fast conversion time. The conversion time for the WR-RD mode is 610ns, with 700ns for the RD mode.
- 2. Built-In Track-and-Hold**
 This allows input signals with slew rates up to 1.6V/ μ s to be converted to 8-bits without an external sample-and-hold. This corresponds to a 5V peak-to-peak, 100kHz sine-wave signal.
- 3. Total Unadjusted Error**
 The AD7821 features an excellent total unadjusted error figure of less than 1/2LSB over the full operating temperature range.
- 4. Unipolar/Bipolar Input Ranges**
 The AD7821 is specified for single supply (+5V) operation with a unipolar full-scale range of 0 to +5V, and for dual supply ($\pm 5V$) operation with a bipolar input range of $\pm 2.5V$. The unipolar input range is also guaranteed to have no missing codes with a reduced reference span of 5V down to 1.25V over the full operating temperature range.
- 5. Dynamic Specifications for DSP Users**
 In addition to the traditional ADC specifications, the AD7821 is specified for ac parameters, including signal-to-noise ratio, distortion and slew rate.

SPECIFICATIONS

($V_{DD} = +5V \pm 5\%$; $GND = 0V$, Unipolar Input Range: $V_{SS} = GND$, $V_{REF(+)} = 5V$, $V_{REF(-)} = GND$. Bipolar Input Range: $V_{SS} = -5V \pm 5\%$, $V_{REF(+)} = 2.5V$, $V_{REF(-)} = -2.5V$. These test conditions apply unless otherwise stated. All specifications T_{min} to T_{max} unless otherwise stated. Specifications apply for RD Mode (Pin 7 = 0V)

Parameter	K Version ¹	L Version	B, T Version	C, U Version	Units	Comments
UNIPOLAR INPUT RANGE						
Resolution ²	8	8	8	8	Bits	
Total Unadjusted Error ³	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Minimum Resolution for which No Missing Codes are Guaranteed	8	8	8	8		Additionally, no missing codes are guaranteed with $V_{REF(+)} - V_{REF(-)} = 1.25V$ to $5V$ for the L, C and U Versions.
BIPOLAR INPUT RANGE						
Resolution ²	8	8	8	8	Bits	
Zero Code Error	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Full Scale Error	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Signal-to-Noise Ratio (SNR) ³	46	46	46	46	dB min	$V_{IN} = 100kHz$ Full-Scale Sine Wave with $f_{SAMPLING} = 500kHz$
Total Harmonic Distortion (THD) ³	-50	-50	-50	-50	dB max	$V_{IN} = 100kHz$ Full-Scale Sine Wave with $f_{SAMPLING} = 500kHz$
Peak Harmonic or Spurious Noise ³	-52	-52	-52	-52	dB max	$V_{IN} = 100kHz$ Full-Scale Sine Wave with $f_{SAMPLING} = 500kHz$
Intermodulation Distortion (IMD) ³						$f_a(85kHz)$ and $f_b(95kHz)$ Full-Scale Sine Waves with $f_{SAMPLING} = 500kHz$
	-50	-52	-50	-52	dB max	Second order terms
	-50	-52	-50	-52	dB max	Third order terms
Slew Rate, Tracking ³	1.6	1.6	1.6	1.6	$V/\mu s$ max	
	2.36	2.36	2.36	2.36	$V/\mu s$ typ	
REFERENCE INPUT						
Input Resistance	1.0/4.0	1.0/4.0	1.0/4.0	1.0/4.0	$k\Omega$ min/ $k\Omega$ max	
$V_{REF(+)}$ Input Voltage Range	$V_{REF(-)}/V_{DD}$	$V_{REF(-)}/V_{DD}$	$V_{REF(-)}/V_{DD}$	$V_{REF(-)}/V_{DD}$	V min/ V max	
$V_{REF(-)}$ Input Voltage Range	$V_{SS}/V_{REF(+)}$	$V_{SS}/V_{REF(+)}$	$V_{SS}/V_{REF(+)}$	$V_{SS}/V_{REF(+)}$	V min/ V max	
ANALOG INPUT						
Input Voltage Range	$V_{REF(-)}/V_{REF(+)}$	$V_{REF(-)}/V_{REF(+)}$	$V_{REF(-)}/V_{REF(+)}$	$V_{REF(-)}/V_{REF(+)}$	V min/ V max	
Input Leakage Current	± 3	± 3	± 3	± 3	μA max	$V_{SS} \leq V_{IN} \leq V_{DD}$
Input Capacitance	45	45	45	45	pF typ	
LOGIC INPUTS						
CS, WR, RD						
V_{INH}	2.4	2.4	2.4	2.4	V min	
V_{INL}	0.8	0.8	0.8	0.8	V max	
$I_{INH}(\overline{CS}, RD)$	1	1	1	1	μA max	
$I_{INH}(WR)$	3	3	3	3	μA max	
I_{INL}	-1	-1	-1	-1	μA max	
Input Capacitance ⁴	8	8	8	8	pF max	Typically 5pF
MODE						
V_{INH}	3.5	3.5	3.5	3.5	V min	
V_{INL}	1.5	1.5	1.5	1.5	V max	
I_{INH}	200	200	200	200	μA max	50 μA typ
I_{INL}	-1	-1	-1	-1	μA max	
Input Capacitance ⁴	8	8	8	8	pF max	Typically 5pF
LOGIC OUTPUTS						
DB0-DB7, OFL, INT						
V_{OH}	4.0	4.0	4.0	4.0	V min	$I_{SOURCE} = 360\mu A$
V_{OL}	0.4	0.4	0.4	0.4	V max	$I_{SINK} = 1.6mA$
$I_{OUT}(DB0-DB7)$	± 3	± 3	± 3	± 3	μA max	Floating State Leakage
Output Capacitance ⁴	8	8	8	8	pF max	Typically 5pF
RDY						
V_{OL}	0.4	0.4	0.4	0.4	V max	$I_{SINK} = 2.6mA$
I_{OUT}	± 3	± 3	± 3	± 3	μA max	Floating State Leakage
Output Capacitance ⁴	8	8	8	8	pF max	Typically 5pF
POWER SUPPLY						
I_{DD}	15	15	20	20	mA max	$\overline{CS} = \overline{RD} = 0V$
I_{SS}	100	100	100	100	μA max	$\overline{CS} = \overline{RD} = 0V$
Power Dissipation	50	50	50	50	mW typ	
Power Supply Sensitivity	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	LSB max	$\pm 1/16$ LSB typ, $V_{DD} = 4.75V$ to $5.25V$, $(V_{REF(+)} = 4.75V$ max for Unipolar Mode)

NOTES

¹Temperature Ranges are as follows:
 K, L, Versions: 0 to +70°C
 B, C Versions: -40°C to +85°C
 T, U Versions: -55°C to +125°C


²1LSB = 19.53mV for both the unipolar and bipolar input ranges.

³See Terminology.


⁴Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

Test Circuits




a. High Z to V_{OH}




b. High Z to V_{OL}

Figure 1. Load Circuits for Data Access Time Test



a. V_{OH} to High Z



b. V_{OL} to High Z

Figure 2. Load Circuits for Data Hold Time Test

TIMING CHARACTERISTICS¹ ($V_{DD} = +5V \pm 5\%$, $V_{SS} = 0V$ or $-5V \pm 5\%$; Unipolar or Bipolar Input Range)

Parameter	Limit at 25°C (All Grades)	Limit at T_{min}, T_{max} (K, L, B, C Grades)	Limit at T_{min}, T_{max} (T, U Grades)	Units	Conditions/Comments
t_{CSS}	0	0	0	ns min	\overline{CS} to RD/WR Setup Time
t_{CSH}	0	0	0	ns min	\overline{CS} to RD/WR Hold Time
t_{RDY}^2	70	90	100	ns max	\overline{CS} to RDY Delay, Pull-Up Resistor 5k1.
t_{CRD}	700	850	950	ns max	Conversion Time (RD Mode)
t_{ACCO}^3					Data Access Time (RD Mode)
	$t_{CRD} + 35$			ns max	$C_L = 20pF$
	$t_{CRD} + 50$			ns max	$C_L = 100pF$
t_{INTH}^2	50		$t_{CRD} + 70$	ns typ	RD to INT Delay (RD Mode)
	70	80	90	ns max	
t_{DH}^4	15			ns min	Data Hold Time
	60	70	80	ns max	
t_p	350	425	500	ns min	Delay Time between Conversions
t_{WR}	200	275	350	ns min	Write Pulse Width
	10	10	10	μs max	
t_{RD}	250	350	450	ns min	Delay Time between WR and RD Pulses
t_{READ1}	120			ns max	RD Pulse Width (WR-RD Mode, see Figure 9b)
					Determined by t_{ACCI}
t_{ACCI}^3					Data Access Time (WR-RD Mode, see Figure 9b)
	120			ns max	$C_L = 20pF$
	160	225	250	ns max	$C_L = 100pF$
t_{RI}	140	200	225	ns max	RD to INT Delay
t_{INTL}^2	380			ns typ	WR to INT Delay
	450	600	700	ns max	
t_{READ2}	60			ns max	RD Pulse Width (WR-RD Mode, see Figure 9a)
					Determined by t_{ACC2}
t_{ACC2}^3					Data Access Time (WR-RD Mode, see Figure 9a)
	60			ns max	$C_L = 20pF$
	80	100	120	ns max	$C_L = 100pF$
t_{HWR}^2	80	100	120	ns max	WR to INT Delay (Stand-Alone Operation)
t_{ID}					Data Access Time after INT (Stand-Alone Operation)
	30			ns max	$C_L = 20pF$
	40	50	60	ns max	$C_L = 100pF$

NOTES

¹Sample tested at +25°C to ensure compliance. All input control signals are specified with $t_r = t_f = 5ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.

² $C_L = 50pF$.

³Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.

⁴Defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to GND	-0.3V, +7V
V_{SS} to GND	+0.3V, -7V
Digital Input Voltage to GND	
Pins 6-8, 13)	-0.3V, $V_{DD} + 0.3V$
Digital Output Voltage to GND	
(Pins 2-5, 9, 14-18)	-0.3V, $V_{DD} + 0.3V$
V_{REF} (+) to GND	$V_{SS} - 0.3V, V_{DD} + 0.3V$
V_{REF} (-) to GND	$V_{SS} - 0.3V, V_{DD} + 0.3V$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above

V_{IN} to GND	$V_{SS} - 0.3V, V_{DD} + 0.3V$
Operating Temperature Range	
Commercial (K, L Versions)	0 to +70°C
Industrial (B, C Versions)	-40°C to +85°C
Extended (T, U Versions)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C
Power Dissipation (Any Package) to +75°C	450mW
Derates above +75°C by	6mW/°C

those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

LEAST SIGNIFICANT BIT (LSB)

An ADC with 8-bit resolution can resolve one part in 2^8 (1/256 of full scale). For the AD7821 operating in either the unipolar or bipolar input range with 5V full scale, one LSB is 19.53mV.

TOTAL UNADJUSTED ERROR

This is a comprehensive specification which includes relative accuracy, offset error and full-scale error.

SLEW RATE

Slew Rate is the maximum allowable rate of change of input signal such that the digital sample values are not in error.

TOTAL HARMONIC DISTORTION

Total harmonic distortion is the ratio of the square root of the sum of the squares of the rms value of the harmonics to the rms value of the fundamental. For the AD7821, total harmonic distortion (THD) is defined as

$$20 \log \left[\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1} \right] \text{ dB}$$

where V_1 is the rms amplitude of the fundamental and V_2, V_3, V_4, V_5, V_6 , are the rms amplitudes of the individual harmonics

INTERMODULATION DISTORTION

With inputs consisting of sine waves at two frequencies, f_a and f_b , any active device with nonlinearities will create distortion products, of order $(m+n)$, at sum and difference frequencies of $m f_a + n f_b$, where $m, n = 0, 1, 2, 3, \dots$. Intermodulation terms are those for which m or n is not equal to zero. For example, the second order terms include $(f_a + f_b)$ and $(f_a - f_b)$, and the third order terms include $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$ and $(f_a - 2f_b)$. For the AD7821 intermodulation distortion is calculated separately for both the second and third order terms.

SIGNAL-TO-NOISE RATIO

Signal-to-noise ratio (SNR) is measured signal-to-noise at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all nonfundamental signals to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process. The theoretical SNR for a sine-wave input is given by:




$$\text{SNR} = (6.02N + 1.76) \text{ dB},$$

where N is the number of bits in the ADC. Thus for an ideal 8-bit ADC, $\text{SNR} = 49.9 \text{ dB}$.

PEAK HARMONIC OR SPURIOUS NOISE

Peak harmonic or spurious noise is the rms value of the largest nonfundamental frequency (excluding dc) up to half the sampling frequency to the rms value of the fundamental.

PIN CONFIGURATIONS



ORDERING INFORMATION¹

Total Unadjusted Error	Temperature Range and Package Options ²		
	0 to +70°C	-40°C to +85°C	-55°C to +125°C
± 1LSB ± 1/2LSB	Plastic DIP (N-20)	Hermetic (Q-20)	Hermetic (Q-20)
	AD7821KN AD7821LN	AD7821BQ AD7821CQ	AD7821TQ AD7821UQ
± 1LSB ± 1/2LSB	PLCC ³ (P-20A)		LCCC ⁴ (E-20A)
	AD7821KP AD7821LP		AD7821TE AD7821UE

NOTE

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	V _{IN}	Analog Input: Range V _{REF(-)} ≤ V _{IN} ≤ V _{REF(+)} .
2	DB0	Three-State Data Output (LSB).
3-5	DB1-DB3	Three-State Data Outputs.
6	WR/RDY	WRITE control input/READY status output. See Digital Interface section.
7	MODE	Mode Selection Input. It determines whether the device operates in the WR-RD or RD mode. This input is internally pulled low through a 50µA current source. See Digital Interface section.
8	RD	READ Input. RD must be low to access data from the part. See Digital Interface section.
9	INT	INTERRUPT Output. INT going low indicates that the conversion is complete. INT returns high on the rising edge of CS or RD. See Digital Interface section.
10	GND	Ground.
11	V _{REF(-)}	Lower limit of reference span. Range: V _{SS} ≤ V _{REF(-)} < V _{REF(+)} .
12	V _{REF(+)}	Upper limit of reference span. Range: V _{REF(-)} < V _{REF(+)} ≤ V _{DD} .
13	CS	Chip Select Input. The device is selected when this input is low.
14-16	DB4-DB6	Three-State Data Outputs.
17	DB7	Three-State Data Output (MSB).
18	OFL	Overflow Output. If the analog input is higher than (V _{REF(+)} - 1/2LSB), OFL will be low at the end of conversion. It is a non-three-state output which can be used to cascade 2 or more devices to increase resolution.
19	V _{SS}	Negative supply voltage. V _{SS} = 0V; Unipolar Operation. V _{SS} = -5V; Bipolar Operation.
20	V _{DD}	Power supply voltage, +5V.

CIRCUIT INFORMATION

BASIC DESCRIPTION

The AD7821 uses a half flash conversion technique (see Functional Block Diagram), whereby two 4-bit flash ADCs are used to achieve an 8-bit result. Each 4-bit flash ADC contains 15 comparators, which compare an unknown input voltage to the reference ladder, to achieve a 4-bit result. The MS (most significant) flash ADC converts an unknown analog input voltage (V_{IN}) to provide the 4 MS data bits. An internal DAC, driven by the 4 MS data bits, then recreates an analog approximation of the input voltage. The DAC output voltage is subtracted from the analog input and the difference is converted by the LS (least significant) ADC to provide the 4 LS data bits. The MS flash ADC also has one additional comparator to detect overrange on the analog input.

OPERATING SEQUENCE

The AD7821 has two operating modes. The RD mode allows a conversion to be started and data to be read with a single, extended, READ operation, i.e., CS and RD are taken low. The conversion process is timed out by internal one-shots. The WR-RD mode uses WR to start a conversion and RD to read the data and allows the conversion timing to be externally controlled. The operating sequence for the WR-RD mode is shown in Figure 3.




Figure 3. Operating Sequence (WR-RD Mode)

A conversion is initiated and the analog input signal (V_{IN}) sampled on the falling edge of WR (falling edge of RD, RD mode). A setup time (t_p, delay time between conversions) of 350ns is required prior to this falling edge. See Digital Interface section for more details. When WR is low, the internal MS (most significant) ADC compares the sampled analog input with the reference ladder to provide the 4 MS data bits. A minimum of 200ns is required for this comparison. On the rising edge of WR, the MS data result is latched internally and the LS (least significant) conversion begins, to yield the 4 LS data bits. INT goes low typically 380ns after the rising edge of WR. This indicates the LS conversion is complete and that both the LS and MS data results are latched into the output buffer. RD going low then enables the output data. If a faster conversion time is required, the RD line can be brought low 250ns after WR goes high. This latches both the LS and MS data bits and outputs the conversion result on DB0-DB7.

REFERENCE AND INPUT

The V_{REF(-)} and V_{REF(+)} reference inputs on the AD7821 are fully differential and define the zero and full-scale input range of the ADC. The transfer characteristic of the part is defined by the integer value of the following expression:

$$\text{Data (LSBs)} = 256 \left[\frac{V_{IN} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \right] + 0.5$$

As a result, the analog input (V_{IN}) of the device can easily be set up to provide both unipolar and bipolar operation. The data output code for unipolar and bipolar operation is Natural Binary and Offset Binary respectively.

The span of the analog input voltage can easily be varied. By reducing the reference span, $V_{REF(+)} - V_{REF(-)}$, to less than 5V the sensitivity of the converter can be increased (i.e., if $V_{REF}=2V$ then $1LSB=7.8mV$). The reference flexibility also allows the input span for unipolar operation to be offset from zero ($V_{REF(-)} > GND$). Additionally, the input/reference arrangement facilitates ratiometric operation.

Figures 4 and 5 show some configurations which are possible. For minimum noise a $47\mu F$ capacitor in parallel with a $0.1\mu F$ capacitor should be connected between the reference inputs and GND.




Figure 4. Power Supply as Reference. Unipolar Operation (0 to +5V)




Figure 5. External Reference. Bipolar Operation (-2.5V to +2.5V)

INPUT CURRENT

The analog input of the AD7821 behaves somewhat differently to conventional A/D converters. This is due to the ADC's sampled-data comparators, which take varying amounts of input current depending on the cycle of the converter.

The equivalent input circuit of the AD7821 is shown in Figure 6. When a conversion ends (e.g., falling edge of \overline{INT} , WR-RD mode, $t_{RD} > t_{INTL}$) all the input switches are closed and V_{IN} is connected to the comparators of the internal LS and MS ADCs. Therefore, V_{IN} is connected to thirty-one $1pF$ input capacitors at the same time.




Figure 6. AD7821 Equivalent Input Circuit

The input capacitors must charge to the input voltage through the on resistance of the analog switches (about $2k\Omega$ to $5k\Omega$). In addition, about $12pF$ of input stray capacitance must be charged.

The analog input can be modelled as an equivalent RC network as shown in Figure 7. As R_S (source impedance) increases, the input capacitance takes longer to charge.

The comparators track the analog input between conversions. A minimum delay time (t_p) of 350ns is required between conversions to allow for voltage source settling and comparator tracking time. This allows input time constants of 70ns without settling time problems. Typical total input capacitance values of $45pF$ allow R_S to be $1.2k\Omega$ without lengthening t_p to give V_{IN} more time to settle.




Figure 7. RC Network Model

INPUT TRANSIENTS

Transients on the analog input signal caused by charging current flowing into V_{IN} will not normally degrade the ADC's performance. In effect, the AD7821 does not "look" at the input when these transients occur. The comparators' inputs track V_{IN} and are not sampled until the falling edge of \overline{WR} (WR-RD Mode) or \overline{RD} (RD Mode), so at least 350ns (t_p) is provided to charge the ADC's input capacitance. It is, therefore, not necessary to filter out these transients with an external capacitor at the V_{IN} terminal.

INHERENT TRACK-AND-HOLD

A major benefit of AD7821's input structure is its ability to measure a variety of high-speed signals without the help of an external track-and-hold. Any ADC which does not have a built-in track-and-hold, regardless of its speed, requires the analog input to remain stable to at least 1/2LSB for the duration of the conversion to maintain full accuracy. This requires the use of a track-and-hold whenever the input is a high-speed signal. The AD7821's sampled-data comparators, by nature of their input switching, inherently accomplish this track-and-hold function. Although the conversion time for the AD7821 is 610ns (WR-RD mode, $t_{WR} + t_{RD} + t_{ACC1}$), the time for which V_{IN} must be stable to 1/2LSB is much smaller. The AD7821 tracks V_{IN} between conversions only, and its value on the falling edge of \overline{WR} or \overline{RD} in the WR-RD or RD modes respectively is the measured value.

SINUSOIDAL INPUTS

The bandwidth of the built-in track-and-hold is 100kHz max (150kHz typ, 5V p-p). This is limited by the analog bandwidth of the comparators and timing skew between the comparator switches. This means that the analog input frequency can be up to 100kHz without the aid of an external track-and-hold. The Nyquist criterion requires that the sampling rate be at least twice the input frequency (i.e., $\geq 2 \times 100\text{kHz}$). This requires an ideal antialiasing filter with an infinite roll-off. To ease the problem of antialiasing filter design, the sampling rate is usually set much greater than the Nyquist criterion. The maximum sampling rate (f_{max}) for the AD7821 in the WR-RD mode, ($t_{RD} > t_{INTL}$) can be calculated as follows:

$$f_{max} = \frac{1}{t_{WR} + t_{INTL} + t_p}$$

$$f_{max} = \frac{1}{0.2E-6 + 0.45E-6 + 0.35E-6}$$

t_{WR} = Write Pulse Width

t_{INTL} = \overline{WR} to \overline{INT} Delay

t_p = Delay Time between Conversions

This permits a maximum sampling rate of 1MHz for the AD7821 which is much greater than the Nyquist criterion for sampling a 100kHz analog input signal.

DIGITAL INTERFACE

The AD7821 has two basic interface modes which are determined by the status of the MODE pin. When this pin is low, the converter is in the RD mode; with this pin high, the AD7821 is set up for the WR-RD mode.

The RD mode is designed for microprocessors which can be driven into a WAIT state. A READ operation (i.e., \overline{CS} and \overline{RD} are taken low) starts a conversion and data is read when the conversion is complete. The WR-RD mode does not require microprocessor WAIT states. A WRITE operation (i.e., \overline{CS} and \overline{WR} are taken low) initiates a conversion, and a READ operation reads the result when the conversion is complete.

RD Mode (MODE = 0)

The timing diagram for the RD mode is shown in Figure 8. This mode is intended for use with microprocessors which have a WAIT state facility, whereby a READ instruction cycle can be extended to accommodate slow memory devices. A conversion is started by taking \overline{CS} and \overline{RD} low (READ operation). Both \overline{CS} and \overline{RD} are then kept low until output data appears.

In this mode, Pin 6 of the AD7821 is configured as a status output, RDY. This RDY output can be used to drive the processor READY or WAIT input. It is an open drain output (no internal pull-up device) which goes low after the falling edge of \overline{CS} and goes high impedance at the end of conversion. An \overline{INT} line is also provided which goes low when a conversion is complete. \overline{INT} returns high on the rising edge of \overline{CS} or \overline{RD} .




Figure 8. RD Mode

WR-RD Mode (MODE = 1)

In the WR-RD mode, Pin 6 is configured as a WRITE (\overline{WR}) input for the AD7821. With \overline{CS} low, conversion is initiated on the falling edge of \overline{WR} . Two options exist for reading data from the converter.

In the first of these options the processor waits for the \overline{INT} status line to go low before reading the data (see Figure 9a). \overline{INT} typically goes low within 380ns after the rising edge of \overline{WR} . It indicates that conversion is complete and that the data result is in the output latch. With \overline{CS} low, the data outputs (DB0-DB7) are activated when \overline{RD} goes low. \overline{INT} is reset by the rising edge of \overline{RD} or \overline{CS} .

The alternative option can be used to shorten the conversion time. The \overline{INT} line is ignored and \overline{RD} can be brought low 250ns after the rising edge of \overline{WR} . In this case \overline{RD} going low transfers the data result into the output latch and activates the

data output (DB0-DB7). \overline{INT} is driven low on the falling edge of \overline{RD} and is reset on the rising edge of \overline{RD} or \overline{CS} . The timing for this interface is shown in Figure 9b.




Figure 9a. WR-RD Mode ($t_{RD} > t_{INTL}$)




Figure 9b. WR-RD Mode ($t_{RD} < t_{INTL}$)

The AD7821 can also be used in stand-alone operation in the WR-RD mode. \overline{CS} and \overline{RD} are tied low, and a conversion is initiated by bringing \overline{WR} low. Output data is valid 480ns ($t_{INTL} + t_{ID}$) after the rising edge of \overline{WR} . The timing diagram for this mode is shown in Figure 10.




Figure 10. WR-RD Mode Stand-Alone Operation, $\overline{CS} = \overline{RD} = 0$

MICROPROCESSOR INTERFACING

The AD7821 is designed for easy interfacing to microprocessors as a memory mapped peripheral or an I/O device. This reduces to a minimum the amount of external logic required for interfacing.

AD7821-68008 INTERFACE

Figure 11 shows an AD7821 interface to the 68008 microprocessor. The ADC is configured for the RD interface mode. This means that one read instruction starts a conversion and reads the result when the conversion is completed. The read cycle is stretched out over the entire conversion period by taking the \overline{INT} line back to the \overline{DTACK} input of the 68008. Starting a conversion and reading the relevant data consists of a $< \text{MOVE B Dn, addr} >$ instruction, where addr is the decoded ADC address and Dn is the data register into which the result is placed.




Figure 11. AD7821 to 68008 Interface

AD7821-8088 INTERFACE

A typical interface to the 8088 is shown in Figure 12. The AD7821 is configured for the RD interface mode. One read instruction starts a conversion and reads the result. The read cycle is stretched out over the entire conversion period by taking the RDY line back to the READY input of the 8088. Starting a conversion and reading the result consists of a $< \text{MOV AX, (addr)} >$ instruction, where addr is the decoded ADC address and AX is the 8088 data register into which the conversion result is placed.




Figure 12. AD7821 to 8088 Interface

AD7821 - TMS32010 INTERFACE

A typical interface to the TMS32010 is shown in Figure 13. The AD7821 is mapped at a port address and the interface is designed for the maximum TMS32010 clock frequency of 20MHz. In this case the AD7821 is configured in the WR-RD interface mode. This means that a write instruction starts a conversion and a read instruction reads the result when the conversion is completed. A precise timer or clock source is used to start a conversion in

applications requiring equidistant sampling intervals. The scheme used, whereby the AD7821 generates an interrupt to the TMS32010, is limited in that it does not allow the AD7821 to be sampled at its maximum rate. This is because the time between samples has to be long enough to allow the TMS32010 to service its interrupt and read data from the AD7821. Constant interruption of the TMS32010 by the AD7821, every time the ADC completes a conversion, is not a very efficient use of the processor time. To overcome these problems, some buffer memory or FIFO could be placed between the AD7821 and the TMS32010. The INT line of the AD7821 could be used to trigger a pulse which drives its CS and RD lines and places the AD7821 data into a FIFO or buffer memory. The microprocessor can then read a batch of data from the FIFO or buffer memory at some convenient time. Reading data from the AD7821, after an INT has been received, consists of < IN A, PA > instruction (PA is the decoded ADC address).




Figure 13. AD7821 to TMS32010 Interface

AD7821 - 8051 INTERFACE

Figure 14 shows the AD7821 interface to the 8051 microcomputer. The AD7821 is configured in the WR-RD interface mode and is connected to the 8051 ports. The processor starts conversion and then polls INT, until it goes low, before reading the conversion result. Data is read from the AD7821 by using the < MOV A, 90H > instruction (90H is the address for Port 1).





Figure 14. AD7821 to 8051 Interface

APPLYING THE AD7821

The AD7821 is specified for a unipolar input range of 0 to +5V and a bipolar input range of -2.5V to +2.5V. The $V_{REF(-)}$ and $V_{REF(+)}$ voltages required for these input ranges are outlined below.



*ADDITIONAL CIRCUITRY OMITTED FOR CLARITY.

$V_{REF(+)}$	$V_{REF(-)}$	V_{SS}	V_{IN}	RANGE
+5V	GND	GND	UNIPOLAR	0 to +5V
+2.5V	-2.5V	-5V	BIPOLAR	-2.5V to +2.5V

Figure 15. AD7821 Unipolar/Bipolar Operation

UNIPOLAR OPERATION

Figure 15 gives the configuration and reference voltages required for 0 to +5V operation. The nominal transfer characteristic for this input range is shown in Figure 16. The output code is Natural Binary with $1\text{LSB} = (5/256)\text{V} = 19.5\text{mV}$.




Figure 16. Nominal Transfer Characteristic for Unipolar (0 to +5V) Operation

BIPOLAR OPERATION

Figure 15 gives the configuration and reference voltages required for -2.5V to $+2.5\text{V}$ operation. The nominal transfer characteristic for this input range is shown in Figure 17. The output code is Offset Binary with $1\text{LSB} = ([+2.5 - (-2.5)]/256)\text{V} = 19.5\text{mV}$.




Figure 17. Nominal Transfer Characteristic for Bipolar (-2.5V to $+2.5\text{V}$) Operation

16-CHANNEL TELECOM A/D CONVERTER

The fast sampling rate (1MHz) and bipolar operation of the AD7821 makes it useful in Telecom applications for sampling a number of input channels using a multiplexer. Figure 18 shows a circuit for such an application.




Figure 18. 16-Channel Telecom A/D Converter System

The maximum signal frequency required for acceptable quality in Telecom applications is 3kHz. The circuit given in Figure 18 permits each of the 16-input channels to be sampled at a rate of 16kHz maximum. The sampling rate takes account of such multiplexer parameters as t_{ON} , settling time etc. The circuit also eases the problem of the anti-aliasing filter design by sampling at a rate much greater than that required by the Nyquist criterion.

SIMULTANEOUS SAMPLING A/D CONVERTERS

The AD7821's inherent track-and-hold and well defined sampling instant makes it useful, in such applications as sonar, where a number of input channels are required to be sampled simultaneously. Figure 19 shows a circuit for such an application.




Figure 19. Simultaneous Sampling A/D Converters


The actual sampling instant which is the instant at which V_{IN} is measured, occurs approximately 50ns after the falling edge of $\overline{\text{WR}}$ or $\overline{\text{RD}}$ in the $\overline{\text{WR}}\text{-RD}$ or RD modes, respectively, due to internal logic delays. However, the internal logic delay and, therefore, the sampling instant can vary from device to device, but is typically within $\pm 5\text{ns}$. This means that a maximum common input sine wave of $\pm 2.5\text{V}$ at 32kHz, applied to any number of AD7821s in the circuit of Figure 19, will yield a maximum difference between the converter outputs of typically $\pm 1/4\text{LSB}$.

AD7824/AD7828

FEATURES

4- or 8-Analog Input Channels
Built-In Track/Hold Function
10kHz Signal Handling on Each Channel
Fast Microprocessor Interface
Single +5V Supply
Low Power: 50mW
Fast Conversion Rate, 2.5 μ s/Channel
Tight Error Specification: 1/2LSB

AD7824/AD7828 FUNCTIONAL BLOCK DIAGRAM



*AD7824 - 4-CHANNEL MUX
 AD7828 - 8-CHANNEL MUX
 **A2 - AD7828 ONLY

GENERAL DESCRIPTION

The AD7824 and AD7828 are high-speed, multichannel, 8-bit ADCs with a choice of 4 (AD7824) or 8 (AD7828) multiplexed analog inputs. A half-flash conversion technique gives a fast conversion rate of 2.5 μ s per channel and the parts have a built-in track/hold function capable of digitizing full-scale signals of 10kHz (157mV/ μ s slew rate) on all channels. The AD7824 and AD7828 operate from a single +5V supply and have an analog input range of 0 to +5V, using an external +5V reference.

Microprocessor interfacing of the parts is simple, using standard Chip Select (CS) and Read (RD) signals to initiate the conversion and read the data from the three-state data outputs. The half-flash conversion technique means that there is no need to generate a clock signal for the ADC. The AD7824 and AD7828 can be interfaced easily to most popular microprocessors.

The AD7824 and AD7828 are fabricated in an advanced, all ion-implanted, Linear-Compatible CMOS process (LC²MOS) and have low power dissipation of 40mW (typ). The AD7824 is available in a 0.3" wide, 24-pin "skinny" DIP, while the AD7828 is available in a 0.6" wide, 28-pin DIP and in 28-terminal surface mount packages.

PRODUCT HIGHLIGHTS

1. 4- or 8-channel input multiplexer gives cost-effective space-saving multichannel ADC system.
2. Fast conversion rate of 2.5 μ s/channel features a per channel sampling frequency of 100kHz for the AD7824 or 50kHz for the AD7828.
3. Built-in track-hold function allows handling of 4- or 8-channels up to 10kHz bandwidth (157mV/ μ s slew rate).
4. Tight total unadjusted error spec and channel-to-channel matching eliminate the need for user trims.
5. Single +5V supply simplifies system power requirements.
6. Fast, easy-to-use digital interface allows connection to most popular microprocessors with minimal external components. No clock signal is required for the ADC.

3

SPECIFICATIONS

($V_{DD} = +5V$; $V_{REF}(+) = +5V$; $V_{REF}(-) = GND = 0V$ unless otherwise stated).
 All specifications T_{min} to T_{max} unless otherwise specified. Specifications apply for Mode 0.

Parameter	K Version ¹	L Version	B, T Versions	C, U Versions	Units	Conditions/Comments
ACCURACY						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error ²	± 1	$\pm 1/2$	± 1	$\pm 1/2$	LSB max	
Minimum Resolution for which No Missing Codes are guaranteed	8	8	8	8	Bits	
Channel to Channel Mismatch	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	LSB max	
REFERENCE INPUT						
Input Resistance	1.0/4.0	1.0/4.0	1.0/4.0	1.0/4.0	k Ω min/k Ω max	
$V_{REF}(+)$ Input Voltage Range	$V_{REF}(-)/V_{DD}$	$V_{REF}(-)/V_{DD}$	$V_{REF}(-)/V_{DD}$	$V_{REF}(-)/V_{DD}$	V min/V max	
$V_{REF}(-)$ Input Voltage Range	GND/ $V_{REF}(+)$	GND/ $V_{REF}(+)$	GND/ $V_{REF}(+)$	GND/ $V_{REF}(+)$	V min/V max	
ANALOG INPUT						
Input Voltage Range	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	V min/V max	
Input Leakage Current	± 3	± 3	± 3	± 3	μA max	Analog Input Any Channel 0 to +5V
Input Capacitance ³	45	45	45	45	pF typ	
LOGIC INPUTS						
RD, CS, A0, A1 & A2						
V_{INH}	2.4	2.4	2.4	2.4	V min	
V_{INL}	0.8	0.8	0.8	0.8	V max	
I_{INH}	1	1	1	1	μA max	
I_{INL}	-1	-1	-1	-1	μA max	
Input Capacitance ³	8	8	8	8	pF max	Typically 5pF
LOGIC OUTPUTS						
DB0-DB7 & INT						
V_{OH}	4.0	4.0	4.0	4.0	V min	$I_{SOURCE} = 360\mu A$
V_{OL}	0.4	0.4	0.4	0.4	V max	$I_{SINK} = 1.6mA$
I_{OUT} (DB0-DB7)	± 3	± 3	± 3	± 3	μA max	Floating State Leakage
Output Capacitance ³	8	8	8	8	pF max	Typically 5pF
RDY						
V_{OL}^4	0.4	0.4	0.4	0.4	V max	$I_{SINK} = 2.6mA$
I_{OUT}	± 3	± 3	± 3	± 3	μA max	Floating State Leakage
Output Capacitance	8	8	8	8	pF max	Typically 5pF
SLEW RATE, TRACKING³						
	0.7	0.7	0.7	0.7	V/ μs typ	
	0.157	0.157	0.157	0.157	V/ μs max	
POWER SUPPLY						
V_{DD}	5	5	5	5	Volts	$\pm 5\%$ for Specified Performance
I_{DD}^5	16	16	20	20	mA max	CS = RD = 2.4V
Power Dissipation	50	50	50	50	mW typ	
	80	80	100	100	mW max	
Power Supply Sensitivity	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	$\pm 1/4$	LSB max	$\pm 1/16$ LSB typ $V_{DD} = 5V \pm 5\%$

NOTES

¹Temperature Ranges are as follows:

K, L Versions; 0 to +70°C

B, C Versions; -25°C to +85°C

T, U Versions; -55°C to +125°C

²Total Unadjusted Error includes offset, full-scale and linearity errors.

³Sample tested at 25°C by Product Assurance to ensure compliance.

⁴RDY is an open drain output.

⁵See Typical Performance Characteristics.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹

($V_{DD} = +5V$; $V_{REF}(+) = +5V$; $V_{REF}(-) = GND = 0V$ unless otherwise stated)

Parameter	Limit at 25°C (All grades)	Limit at T_{min}, T_{max} (K,L,B,C grades)	Limit at T_{min}, T_{max} (T,U grades)	Units	Conditions/Comments
t_{CSS}	0	0	0	ns min	\overline{CS} to \overline{RD} Setup Time
t_{CSH}	0	0	0	ns min	\overline{CS} to \overline{RD} Hold Time
t_{AS}	0	0	0	ns min	Multiplexer Address Setup Time
t_{AH}	30	35	40	ns min	Multiplexer Address Hold Time
t_{RDY}^2	40	60	60	ns max	\overline{CS} to \overline{RDY} Delay. Pull-Up Resistor 5k Ω .
t_{CRD}	2.0	2.4	2.8	μs max	Conversion Time, Mode 0
t_{ACCI}^3	85	110	120	ns max	Data Access Time after \overline{RD}
t_{ACC2}^3	50	60	70	ns min	Data Access Time after \overline{INT} , Mode 0
t_{INTH}^2	40	65	70	ns typ	\overline{RD} to \overline{INT} Delay
	75	100	100	ns max	
t_{DH}^4	60	70	70	ns max	Data Hold Time
t_P	500	500	600	ns min	Delay Time between Conversions
t_{RD}	60	80	80	ns min	Read Pulse Width, Mode 1
	600	500	400	ns max	

NOTES

¹Sample tested at 25°C to ensure compliance. All input control signals are specified with $t_r = t_f = 20ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.


² $C_L = 50pF$.

³Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.


⁴Defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.

Specifications subject to change without notice.


Test Circuits




a. High-Z to V_{OH}



a. V_{OH} to High-Z



b. High-Z to V_{OL}



b. V_{OL} to High-Z

Figure 1. Load Circuits for Data Access Time Test

Figure 2. Load Circuits for Data Hold Time Test

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD}	0V, +7V
Digital Input Voltage to GND (RD, CS, A0, A1 & A2)	-0.3V, V _{DD} + 0.3V
Digital Output Voltage to GND (DB0, DB7, RDY & INT)	-0.3V, V _{DD} + 0.3V
V _{REF} (+) to GND	V _{REF} (-), V _{DD} + 0.3V
V _{REF} (-) to GND	0V, V _{REF} (+)
Analog Input (Any Channel)	-0.3V, V _{DD} + 0.3V
Operating Temperature Range	
Commercial (K, L Versions)	0 to +70°C

Industrial (B, C Versions)	-25°C to +85°C
Extended (T, U Versions)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10secs)	+300°C
Power Dissipation (Any Package) to +75°C	450mW
Derates above +75°C by	6mW/°C





*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS




ORDERING INFORMATION^{1,2}

Total Unadjusted Error	Temperature Range and Package Options ³		
	0 to +70°C	-25°C to +85°C	-55°C to +125°C
± 1LSB ± 1/2LSB	Plastic DIP (N-28)	Hermetic ⁴ (Q-28)	Hermetic ⁴ (Q-28)
	AD7828KN AD7828LN	AD7828BQ AD7828CQ	AD7828TQ AD7828UQ
± 1LSB ± 1/2LSB	PLCC ⁵ (P-28A)		LCCC ⁶ (E-28A)
	AD7828KP AD7828LP		AD7828TE AD7828UE
± 1LSB ± 1/2LSB	Plastic DIP (N-24)	Hermetic ⁷ (Q-24)	Hermetic ⁷ (Q-24)
	AD7824KN AD7824LN	AD7824BQ AD7824CQ	AD7824TQ AD7824UQ


NOTES

- ¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
- ²Analog Devices reserves the right to ship either cerdip or ceramic hermetic packages.
- ³See Section 13 for package outline information.
- ⁴Package outline cerdip (Q-28) or ceramic (D-28).
- ⁵PLCC: Plastic Leaded Chip Carrier.
- ⁶LCCC: Leadless Ceramic Chip Carrier.
- ⁷Package outline cerdip (Q-24) or ceramic (D-24A).


Typical Performance Characteristics




Conversion Time vs. Temperature




Power Supply Current vs. Temperature (not including reference ladder)




Accuracy vs V_{REF}
 $[V_{REF} = V_{REF}(+) - V_{REF}(-)]$



Accuracy vs. t_p



Signal-Noise Ratio vs. Input Frequency



Output Current vs. Temperature

OPERATIONAL DIAGRAM

The AD7824 is a 4-channel 8-bit A/D converter and the AD7828 is an 8-channel 8-bit A/D converter. Operational diagrams for both of these devices are shown in Figures 3 and 4. The addition of just a +5V reference allows the devices to perform the analog-to-digital function.




Figure 3. AD7824 Operational Diagram




Figure 4. AD7828 Operational Diagram

CIRCUIT INFORMATION

BASIC DESCRIPTION


The AD7824/AD7828 uses a half-flash conversion technique whereby two 4-bit flash A/D converters are used to achieve an 8-bit result. Each 4-bit flash ADC contains 15 comparators which compare the unknown input to a reference ladder to get a 4-bit result. For a full 8-bit reading to be realized, the upper 4-bit flash, the most significant (MS) flash, performs a conversion to provide the 4 most significant data bits. An internal DAC, driven by the 4MSBs, then recreates an analog approximation of the input voltage. This analog result is subtracted from the input, and the difference is converted by the lower flash ADC, the least significant (LS) flash, to provide the 4 least significant bits of the output data.

APPLYING THE AD7824/AD7828

REFERENCE AND INPUT


The two reference inputs on the AD7824/AD7828 are fully differential and define the zero to full-scale input range of the A/D converter. As a result, the span of the analog input voltage for all channels can easily be varied. By reducing the reference span, $V_{REF(+)} - V_{REF(-)}$, to less than 5V the sensitivity of the converter can be increased (e.g., if $V_{REF} = 2V$ then $1LSB = 7.8mV$). The input/reference arrangement also facilitates ratiometric operation.

This reference flexibility also allows the input channel voltage span to be offset from zero. The voltage at $V_{REF(-)}$ sets the input level for all channels which produces a digital output of all zeroes. Therefore, although the analog inputs are not themselves differential, they have nearly differential-input capability in most measurement applications because of the reference design. Figures 5 to 7 show some of the configurations that are possible.




*ADDITIONAL PINS OMITTED FOR CLARITY, ONLY CHANNEL 1 SHOWN

Figure 5. Power Supply as Reference



*ADDITIONAL PINS OMITTED FOR CLARITY, ONLY CHANNEL 1 SHOWN

Figure 6. External Reference Using the AD580, Full-Scale Input is 2.5V



*ADDITIONAL PINS OMITTED FOR CLARITY, ONLY CHANNEL 1 SHOWN

$$DATA = \frac{V_{IN(+)} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \cdot 256 \text{ (FOR ALL CHANNELS)}$$

Figure 7. Input Not Referenced to GND

INPUT CURRENT

Due to the novel conversion techniques employed by the AD7824/AD7828, the analog input behaves somewhat differently than in conventional devices. The ADC's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.

The equivalent input circuit of the AD7824/AD7828 is shown in Figure 8. When a conversion starts (\overline{CS} and \overline{RD} going low), all input switches close, and the selected input channel is connected to the most significant and least significant comparators. Therefore, the analog input is connected to thirty-one 1pF input capacitors at the same time.




Figure 8. AD7824/AD7828 Equivalent Input Circuit

The input capacitors must charge to the input voltage through the on resistance of the analog switches (about 3k to 6k). In addition, about 14pF of input stray capacitance must be charged. The analog input for any channel can be modelled as an RC network as shown in Figure 9. As R_S increases, it takes longer for the input capacitance to charge.




Figure 9. RC Network Model

The time for which the input comparators track the analog input is approximately 1 μ s at the start of conversion. Because of input transients on the analog inputs, it is recommended that a

source impedance of not greater than 100 ohms be connected to the analog inputs. The output impedance of an op-amp is equal to the open loop output impedance divided by the loop gain at the frequency of interest. It is important that the amplifier driving the AD7824/AD7828 analog inputs have sufficient loop gain at the input signal frequency as to make the output impedance low.

Suitable op-amps for driving the AD7824/AD7828 are the AD544 or AD644.

INHERENT SAMPLE-HOLD

A major benefit of the AD7824's and AD7828's analog input structure is its ability to measure a variety of high-speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain stable to at least 1/2LSB throughout the conversion process if rated accuracy is to be maintained. Consequently, for many high-speed signals, this signal must be externally sampled and held stationary during the conversion. The AD7824/AD7828 input comparators, by nature of their input switching inherently accomplish this sample-and-hold function. Although the conversion time for AD7824/AD7828 is 2 μ s, the time for which any selected analog input must be 1/2LSB stable is much smaller. The AD7824/AD7828 tracks the selected input channel for approximately 1 μ s after conversion start. The value of the analog input at that instant (1 μ s from conversion start) is the measured value. This value is then used in the least significant flash to generate the lower 4-bits of data.

SINUSOIDAL INPUTS

The AD7824/AD7828 can measure input signals with slew rates as high as 157mV/ μ s to the rated specifications. This means that the analog input frequency can be up to 10kHz without the aid of an external sample and hold. Furthermore, the AD7828 can measure eight 10kHz signals without a sample and hold. The Nyquist criterion requires that the sampling rate be twice the input frequency (i.e., 2 \times 10kHz). This requires an ideal anti-aliasing filter with an infinite roll-off. To ease the problem of anti-aliasing filter design, the sampling rate is usually much greater than the Nyquist criterion. The maximum sampling rate (F_{max}) for the AD7824/AD7828 can be calculated as follows:

$$F_{max} = \frac{1}{t_{CRD} + t_p}$$

$$F_{max} = \frac{1}{2E - 6 + 0.5E - 6} = 400\text{kHz}$$


t_{CRD} = AD7824/AD7828 Conversion Time

t_p = Minimum Delay Between Conversion

This permits a maximum sampling rate of 50kHz for each of the 8 channels when using the AD7828 and 100kHz for each of the 4 channels when using the AD7824.

UNIPOLAR OPERATION

The analog input range for any channel of the AD7824/AD7828 is 0 to 5V as shown in the unipolar operational diagram of Figure 10. Figure 11 shows the designed code transitions which occur midway between successive integer LSB values (i.e., 1/2LSB, 3/2LSB, 5/2LSB, FS-3/2LSBs). The output code is Natural Binary with 1LSB = FS/256 = (5/256)V = 19.5mV.



*ADDITIONAL PINS OMITTED FOR CLARITY, ONLY CHANNEL 1 SHOWN

Figure 10. AD7824/AD7828 Unipolar 0 to 5V Operation





Figure 11. Ideal Input/Output Transfer Characteristic for Unipolar 0 to +5V Operation

BIPOLAR OPERATION

The circuit of Figure 12 is designed for bipolar operation. An AD544 op-amp conditions the signal input (V_{IN}) so that only positive voltages appear at AIN 1. The closed loop transfer function of the op-amp for the resistor values shown is given below:

$$AIN\ 1 = (2.5 - 0.625 V_{IN})\ \text{Volts}$$

The analog input range is $\pm 4V$ and the LSB size is 31.25mV. The output code is complementary offset binary. The ideal input/output characteristic is shown in Figure 13.



*ADDITIONAL PINS OMITTED FOR CLARITY, ONLY CHANNEL 1 SHOWN

Figure 12. AD7824/AD7828 Bipolar $\pm 4V$ Operation




Figure 13. Ideal Input/Output Transfer Characteristic for $\pm 4V$ Operation

TIMING AND CONTROL

The AD7824/AD7828 has two digital inputs for timing and control. These are Chip Select (\overline{CS}) and Read (\overline{RD}). A READ operation brings \overline{CS} and \overline{RD} low which starts a conversion on the channel selected by the multiplexer address inputs (see Table I). There are two modes of operation as outlined by the timing diagrams of Figures 14 and 15. Mode 0 is designed for microprocessors which can be driven into a WAIT state. A READ operation (i.e., \overline{CS} and \overline{RD} are taken low) starts a conversion and data is read when conversion is complete. Mode 1 does not require microprocessor WAIT states. A READ operation initiates a conversion and reads the previous conversion results.

AD7824		AD7828			CHANNEL
A1	A0	A2	A1	A0	
0	0	0	0	0	AIN 1
0	1	0	0	1	AIN 2
1	0	0	1	0	AIN 3
1	1	0	1	1	AIN 4
		1	0	0	AIN 5
		1	0	1	AIN 6
		1	1	0	AIN 7
		1	1	1	AIN 8

Table I. Truth Table for Input Channel Selection

MODE 0

Figure 14 shows the timing diagram for Mode 0 operation. This mode can only be used for microprocessors which have a WAIT state facility, whereby a READ instruction cycle can be extended to accommodate slow memory devices. A READ operation brings \overline{CS} and \overline{RD} low which starts a conversion. The analog multiplexer address inputs must remain valid while \overline{CS} and \overline{RD} are low. The data bus (DB7-DB0) remains in the three-state condition until conversion is complete. There are two converter status outputs on the AD7824/AD7828, interrupt (\overline{INT}) and ready (RDY) which can be used to drive the microprocessor READY/WAIT input. The RDY is an open drain output (no internal pull-up device) which goes low on the falling edge of \overline{CS} and goes high impedance at the end of conversion, when the 8-bit conversion result appears on the data outputs. If the RDY status is not required, then the external pull-up resistor can be omitted and the RDY output tied to GND. The \overline{INT} goes low when conversion is complete and returns high on the rising edge of \overline{CS} or \overline{RD} .

MODE 1

Mode 1 operation is designed for applications where the microprocessor is not forced into a WAIT state. A READ operation takes \overline{CS} and \overline{RD} low which triggers a conversion (see Figure 15). The multiplexer address inputs are latched on the rising edge of \overline{RD} . Data from the previous conversion is read from the three-state data outputs (DB7-DB0). This data may be disregarded if not required. Note, the RDY output (open drain output) does not provide any status information in this mode and must be connected to GND. At the end of conversion \overline{INT} goes low. A second READ operation is required to access the new conversion result. This READ operation latches a new address into the multiplexer inputs and starts another conversion. \overline{INT} returns high at the end of the second READ operation, when \overline{CS} and \overline{RD} returns high. A delay of 2.5 μ s must be allowed between READ operations.




Figure 14. Mode 0 Timing Diagram




Figure 15. Mode 1 Timing Diagram

MICROPROCESSOR INTERFACING

The AD7824/AD7828 is designed to interface to microprocessors as Read Only Memory (ROM). Analog channel selection, conversion start and data read operations are controlled by \overline{CS} , \overline{RD} and the channel address inputs. These signals are common to all memory peripheral devices.

Z80 MICROPROCESSOR

Figure 16 shows a typical AD7824/AD7828 – Z80 interface. The AD7824/AD7828 is operating in Mode 0. Assume the ADC is assigned a memory block starting at address C000. The following LOAD instruction to any of the addresses listed in Table II will start a conversion of the selected channel and read the conversion result.

LD B, (C000)

At the beginning of the instruction cycle when the ADC address is selected, RDY asserts the WAIT input, so that the Z80 is forced into a WAIT state. At the end of conversion RDY returns high and the conversion result is placed in the B register of the microprocessor.




Figure 16. AD7824/AD7828 – Z80 Interface

ADDRESS	AD7824 Channel	AD7828 Channel
C000	1	1
C001	2	2
C002	3	3
C003	4	4
C004	—	5
C005	—	6
C006	—	7
C007	—	8

Table II. Address Channel Selection

MC68000 MICROPROCESSOR

Figure 17 shows a MC68000 interface. The AD7824/AD7828 is operating in Mode 0. Assume the ADC is again assigned a memory block starting at address C000. A MOVE instruction to any of the addresses in Table II starts a conversion and reads the conversion result.

MOVE.B \$C000,D0

Once conversion has begun, the MC68000 inserts WAIT states, until INT goes low asserting DTACK at the end of conversion. The microprocessor then places the conversion results in the D0 register.




Figure 17. AD7824/AD7828 – MC68000 Interface

TMS32010 MICROCOMPUTER

A TMS32010 interface is shown in Figure 18. The AD7824/AD7828 is operating in Mode 1 (i.e., no μP WAIT states). The ADC is mapped at a port address. The following I/O instruction starts a conversion and reads the previous conversion result into the accumulator.

IN, A PA (PA = PORT ADDRESS)

The port address (000 to 111) selects the analog channel to be converted. When conversion is complete a second I/O instruction (IN, A PA) reads the up-to-date data into the accumulator and starts another conversion. A delay of 2.5 μs must be allowed between conversions.




Figure 18. AD7824/AD7828 – TMS32010 Interface




Figure 19. Speech Analysis Using Real-Time Filtering




Figure 20. 4-Channel Fast Infinite Sample-and-Hold

FEATURES

Complete ADC Function

Track/Hold Amplifier with $2\mu\text{s}$ Acquisition Time

3V Reference

$8\mu\text{s}$ A/D Converter

High Speed Flexible Interface Configurations

12-Bit Data Output Format

(8+4) Data Output Format

Serial Data Output Format

Laser Trimmed Internal Clock

Low Power, 50mW

Small 24 pin, 0.3" Width DIP and

28-Terminal Surface Mount Packages

APPLICATIONS

Digital Signal Processing

Speech Synthesis and Recognition


Spectrum Analysis

High-Speed Modems

Wide Range of Audio Band Applications

DSP Servo Control

AD7870 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The AD7870 is a fast, complete, 12-bit A/D converter with a flexible high speed bus interface. The part consists of a track/hold amplifier, 3V reference, and a $10\mu\text{s}$ successive approximation 12-bit A/D converter. In addition, a laser trimmed internal clock is provided for accurate timing control; alternatively, the clock input may be driven from an external source such as a divided-down microprocessor clock.

The AD7870 has three possible data output formats, two parallel for 8-bit and 16-bit microprocessors and one serial format. Fast bus access times and standard control logic allow easy interfacing to all microprocessors including the higher speed DSP processors.

The analog input on the AD7870 has an input range of $\pm 3\text{V}$. Full power input signals up to 20kHz can be converted to full accuracy. The part also has a comprehensive specification for ac parameters such as signal-to-noise ratio and distortion.

The AD7870 is fabricated in linear compatible CMOS (LC^2MOS), an advanced mixed technology process combining precision bipolar circuits with low-power CMOS logic. The part is packaged in a 24-pin, 0.3-inch-wide DIP and is also available in plastic leaded chip-carrier (PLCC) and leadless ceramic chip carrier (LCCC).

PRODUCT HIGHLIGHTS

- Complete 12-Bit A/D Function**
 The AD7870 provides the complete function required for converting ac signals up to a frequency of 20kHz to 12-bit accuracy. The part features an on-chip track/hold, 3V reference and an A/D converter.
- Dynamic Specification for DSP Users**
 In addition to traditional ADC specifications, the AD7870 is specified for ac parameters, including signal-to-noise ratio, distortion and input bandwidth. These parameters, along with important timing parameters are tested on every device.
- Fast Microprocessor Interface**
 The AD7870 is capable of 12-bit parallel, 2 byte (8+4) and serial interfacing. Fast bus access times makes it compatible with practically all modern microprocessors.
- Low Power**
 Thanks to the combination of high-speed linear circuits with low-power CMOS logic the AD7870 offers power consumption of less than 50mW – considerably lower than any system with comparable function or performance.

SPECIFICATIONS

($V_{DD} = 5V \pm 5\%$, $V_{SS} = -5V \pm 5\%$, AGND = DGND = 0V, $f_{CLK} = 2.5\text{MHz}$ External, unless otherwise stated.
All specifications T_{min} to T_{max} unless otherwise noted.)

Parameter	J,A,S Versions ¹	K,B,T Versions	Units	Test Conditions/Comments
ACCURACY				
Resolution	12	12	Bits	
Relative Accuracy	± 1	$\pm 1/2$	LSB max	
Differential Nonlinearity	± 0.9	± 0.9	LSB max	No missing codes guaranteed
Bipolar Zero Error ($\alpha + 25^\circ\text{C}$)	± 4	± 2	LSB max	
Full Scale Error ($\alpha + 25^\circ\text{C}$)	± 10	± 10	LSB max	FS = 6V
Full Scale Error TC	45	25	ppm/ $^\circ\text{C}$ max	
DYNAMIC PERFORMANCE				
Signal-to-Noise Ratio (SNR)	70	70	dB min	$V_{IN} = 20\text{kHz}$ sine wave with $f_{SAMPLING} = 100\text{kHz}$
Total Harmonic Distortion (THD)	85	85	dB max	$V_{IN} = 20\text{kHz}$ sine wave with $f_{SAMPLING} = 100\text{kHz}$
Intermodulation Distortion (IMD)	85	85	dB typ	
Track/Hold Acquisition Time	2	2	μs typ	
ANALOG INPUT				
Input Voltage Range	± 3	± 3	Volts	
Input Current	± 550	± 550	μA max	
REFERENCE OUTPUT				
V_{REF} Output ($\alpha + 25^\circ\text{C}$)	2.98/3.02	2.98/3.02	V min/V max	
V_{REF} Output TC	40	20	ppm/ $^\circ\text{C}$ typ	
Output Current Source Capability	0.5	0.5	mA max	
LOGIC INPUTS				
V_{INL} , Input Low Voltage	+0.8	+0.8	V max	$V_{DD} = +5V \pm 5\%$
V_{INH} , Input High Voltage	+2.4	+2.4	V min	
I_{IN} , Input Current	± 10	± 10	μA max	$V_{IN} = 0$ to V_{DD}
C_{IN}^2 , Input Capacitance	10	10	pF max	
12/8 INPUT ONLY				
Input Current	10	10	μA max	$V_{IN} = -5V$ to $+5V$
LOGIC OUTPUTS				
V_{OL} , Output Low Voltage	+0.4	+0.4	V max	$I_{SINK} = 1.6\text{mA}$
V_{OH} , Output High Voltage	+4.0	+4.0	V min	$I_{SOURCE} = 40\mu\text{A}$
DB11-DB0				
Floating State Leakage Current	± 10	± 10	μA max	
Floating State Output Capacitance ²	15	15	pF max	
CONVERSION TIME				
External Clock (Freq = 2.5MHz)	7.6/8	7.6/8	μs min/ μs max	
Internal Clock	7/8	7/8	μs min/ μs max	
POWER REQUIREMENTS				
V_{DD}	+5	+5	V nom	$\pm 5\%$ for specified performance
V_{SS}	-5	-5	V nom	$\pm 5\%$ for specified performance
I_{DD}	5	5	mA max	
I_{SS}	4	4	mA max	

NOTES

¹Temperature Range as follows: J, K Versions 0 to $+70^\circ\text{C}$
A, B Versions -40°C to $+85^\circ\text{C}$
S, T Versions -55°C to $+125^\circ\text{C}$

²Sample tested to ensure compliance.

Specifications subject to change without notice.

PIN FUNCTION DESCRIPTION

DIP Pin No.	Mnemonic	Description
1	\overline{RD}	Read, active low logic input. This input is used in conjunction with \overline{CS} low to enable the output data three-state drivers and start conversion.
2	$\overline{BUSY}/\overline{INT}$	Logic output indicates converter status. See Mode 1 and Mode 2 Timing Diagrams.
3	CLK	Clock input, an external TTL compatible clock may be applied to this pin. Clock frequency is 2.5MHz for a 8 μ s conversion time. Alternatively, tying this pin to V_{SS} enables the internal clock oscillator. This internal clock is laser trimmed to provide the maximum conversion speed.
4-7	DB11/HBE-DB8/SDATA	Individual pin function is dependent upon the 12/8 digital input.

	DB11/ HBE	DB10/ SSTRB	DB9/ SCLK	DB8/ SDATA
$\overline{12/8}$ = Logic HIGH	DB11	DB10	DB9	DB8
$\overline{12/8}^*$ = Logic LOW or -5V	HBE	SSTRB	SCLK	SDATA

*To define serial clock format see SCLK below

DB11-DB8	Three-state data outputs. They become active when \overline{CS} and \overline{RD} are brought low.
HBE	High Byte Enable input. Used in 8-bit bus interfacing. It multiplexes the 12 bits of conversion data onto the DB7/LOW-DB0/DB8 outputs (4MSBs or 8LSBs).
SSTRB	Three-state serial output strobe. It acts as a frame or strobe pulse for the serial output data. It is active low and indicates that serial data is valid.

DIP Pin No.	Mnemonic	Description
	SCLK	Three-state serial output clock for the serial data. Data is valid on a falling clock edge. This clock may be continuous or stopped when serial transmission is complete. This is controlled by the 12/8 input as follows: 12/8 = logic low-clock stops after transmission. 12/8 = -5V-Continuous clock.
	SDATA	Three-state serial data output. Used in conjunction with SCLK for serial data transfer.
8-16	DB7/LOW-DB0/DB8	Three-state data outputs. They become active when \overline{CS} and \overline{RD} are low. Individual pin function is dependent upon the HBE input.

MNEMONIC	DB7/ LOW	DB6/ LOW	DB5/ LOW	DB4/ LOW	DB3/ DB11	DB2/ DB10	DB1/ DB9	DB0/ DB8
HBE = Logic HIGH	LOW	LOW	LOW	LOW	DB11	DB10	DB9	DB8
HBE = Logic LOW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

12	DGND	Positive Supply, +5V \pm 5%
17	V_{DD}	Analog Ground
18	AGND	Reference voltage output, 3V
19	V_{REF}	Analog Input, bipolar range of \pm 3V
20	VIN	Negative Supply, -5V \pm 5%
21	V_{SS}	Control input which defines the data output format and serial clock format. See Pins 4-7.
22	12/8	Conversion start logic input. A low to high transition on this input puts the track/hold amplifier into the hold mode and starts a conversion.
23	CONVST	Chip Select, active low logic input. The device is selected when this input is low.
24	\overline{CS}	

CONVERTER DETAILS

The AD7870 is a complete 12-bit A/D converter, the only external components required are decoupling capacitors for the power supplies. It uses a progressive clocking technique to speed up the successive approximation procedure.

During conversion, the internal 12-bit DAC is sequenced by the SAR from the most significant bit to the least significant bit as in the normal successive approximation procedure. The maximum clock speed for a given accuracy depends among other things on the DAC settling time. The settling time of the DAC is a function of the bit being switched, e.g., more time is needed for the MSBs than for the LSBs. Progressive clocking takes advantage of this fact and allows more clock cycles for the MSBs while speeding up the LSB bit decisions.

The AD7870 performs a conversion in 19 CLK cycles. A CLKIN frequency of 2.5MHz results in a conversion time of 8 μ s.

TIMING AND CONTROL

The AD7870 has two modes of operation as outlined by the timing diagrams of Figures 1 to 4. Mode 1 is designed for applications where an external timer is used to provide accurate conversion timing outside the system microprocessor control. Data is read either serially during conversion or in parallel form when conversion is complete. In Mode 2 conversion control is provided by a microprocessor and again data may be read in serial or parallel form.

DATA OUTPUT FORMATS

The AD7870 has three possible data output formats, one serial and two parallel. The parallel data formats are parallel load for 16-bit microprocessors and a two byte load for 8-bit microprocessors. Data format selection is controlled by the $12\bar{8}$ digital input. A logic high on this input selects the 12-bit parallel data format. A logic low or $-5V$ on this input selects the $(8+4)$ -bit loading structure. This leaves the 4MSB outputs (DB11/HBE to DB8/SDATA) available, three of which are used for serial communication (see pin function description).

SERIAL DATA OUTPUT FORMAT

The AD7870 serial interface outputs are DB10/ \overline{SSSTRB} , DB9/ \overline{SCLK} and DB8/SDATA. Serial data is only available during conversion when the ADC is configured for the two-byte parallel loading structure. The serial word length is 16 bits, 4 leading zeros followed by the 12-bit conversion result. The data is synchronized to the serial clock output (DB9/ \overline{SCLK}) with data being valid on a high to low clock transition. DB10/ \overline{SSSTRB} is a serial strobe or framing pulse. It goes low at the start of conversion indicating that the first serial data bit will be valid on the next falling edge of the serial clock output. The strobe output returns high at the end of the serial transmission.

The serial clock out is derived from the ADC clock source. This may be external or internal (see pin function description). In normal operation the clock source is only required during the

conversion process. To save power the clock can be shut down at the end of conversion. However, in some serial systems a continuous running clock is required (e.g., TMS32020 microprocessor). Both the continuous and the clock shut down options are provided by the $12\bar{8}$ digital input.

MODE 1 TIMING

Conversion is initiated with a low going pulse on \overline{CONVST} . The track/hold amplifier goes into the hold mode on the rising edge of \overline{CONVST} and the conversion procedure begins. Serial data is available during conversion when the $12\bar{8}$ input is at logic low or $-5V$. At the end of conversion the ADC status output $\overline{BUSY/INT}$ goes low. The ADC is now ready for a read operation. For a two byte read, there is no constraint on which byte is read first (Figure 2 shows the low byte first only for convenience). Note, a read operation should not be attempted while conversion is in progress.





Figure 1. Mode 1 12-Bit Read Timing Diagram



NOTES
¹WAVEFORMS SHOWN WITH A 10k Ω PULL-UP RESISTOR.
² $12\bar{8} = 0V$. FOR CONTINUOUS CLOCK $12\bar{8} = -5V$.

Figure 2. Mode 1 Two-Byte Read Timing Diagram

MODE 2 TIMING

In Mode 2 timing, CONVST is tied low and conversion is started by taking \overline{CS} and \overline{RD} low. The track/hold amplifier goes into the hold mode on the falling edge of \overline{CS} and \overline{RD} . The BUSY/INT status output goes low indicating that conversion has begun. Serial data is available during conversion if the $12/\overline{8}$ input is at logic low or $-5V$. For parallel data the ADC behaves like slow memory because \overline{CS} and \overline{RD} remain low for the duration of the conversion. For a two byte read, the lower byte (DB7-DB0) has to be accessed first. The ADC will behave like slow memory only for the first read operation; the second read operation (DB11-DB8) will proceed at normal speed.




Figure 3. Mode 2 12-Bit Read Timing Diagram






Figure 4. Mode 2 Two-Byte Read Timing Diagram

PIN CONFIGURATIONS


DIP



LCCC



PLCC



ORDERING INFORMATION¹

Relative Accuracy (LSB)	Temperature Range and Package Options ²		
	0 to +70°C	-40°C to +85°C	-55°C to +125°C
	Plastic DIP (N-24)	Hermetic ³ DIP (Q-24)	Hermetic ³ DIP (Q-24)
± 1 LSB	AD7870JN	AD7870AQ	AD7870SQ
± 1/2 LSB	AD7870KN	AD7870BQ	AD7870TQ
	PLCC ⁴ (P-28A)		LC ⁵ (E-28A)
± 1 LSB	AD7870JP		AD7870SE
± 1/2 LSB	AD7870KP		AD7870TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³Analog Devices reserves the right to ship ceramic packages (package outline D-24A) in lieu of cerdip (package outline Q-24) packages.

⁴PLCC: Plastic Leaded Chip Carrier.

⁵LC⁵: Leadless Ceramic Chip Carrier.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise stated)

V _{DD} to DGND	-0.3V to +7V
V _{SS} to DGND	+0.3V to -7V
AGND to DGND	-0.3V to V _{DD} + 0.3V
V _{IN} to AGND	-15V to +15V
V _{REF} to AGND	0V, V _{DD}
Digital Inputs to DGND	-0.3V to V _{DD} + 0.3V
Digital Outputs to DGND	-0.3V to V _{DD} + 0.3V
Operating Temperature Range	
J,K Versions	0 to +70°C
A,B Versions	-40°C to +85°C
S,T Versions	-55°C to +125°C
Storage Temperature Range	
	-65°C to +165°C
Power Dissipation (Any Package) to +75°C	
	1000mW
Derates above +75°C by	
	10mW/°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



AD7878

FEATURES

- Complete ADC Function with DSP Interface:**
 - Track/Hold Amplifier with 2 μ s Acquisition Time
 - 3V Reference
 - 7 μ s A/D Converter
 - 8-Word \times 13-Bit FIFO Buffer
- Low Total Unadjusted Error (± 1 LSB)**
- 72dB SNR at 10kHz Input Frequency**
- Interfaces to High-Speed DSP Processors, e.g.,**
 - ADSP-2100, TMS320
- 40ns Data Access Time**
- Novel System Timing Minimizes Effects of μ P Noise**
- Low Power: 75mW max**

APPLICATIONS

- Digital Signal Processing
- Speech Synthesis and Recognition
- Spectrum Analysis
- High-Speed Modems
- Wide Range of Audio Band Applications
- DSP Servo Control

GENERAL DESCRIPTION


The AD7878 is a fast, complete, 12-bit A/D converter with 8-word first-in, first-out (FIFO) memory and fast bus interface. The part consists of a track/hold amplifier, 3V reference, a successive approximation 12-bit A/D converter and an 8-word FIFO memory on a single chip. On-chip control logic and two complement coding facilitates easy interface to digital signal processors and high performance microprocessors.

The FIFO memory allows up to eight samples to be converted before the microprocessor is required to service the A/D converter. The eight words can then be read from memory at full microprocessor speed. In a DSP environment, where the servicing of peripherals can have a high software overhead, reduced frequency of interrupt is a significant benefit. An on-chip status/control register allows the user to program the effective length of the FIFO and contains FIFO out of range, FIFO empty and FIFO word count information. A fast data access time of 40ns allows direct interfacing to DSP processors and high-speed 16-bit microprocessors.

The analog input on the AD7878 has an input voltage range of ± 3 V. Full power input signals up to 25kHz can be converted to full accuracy. The part has a comprehensive specification for ac parameters such as signal-to-noise ratio and distortion.

The AD7878 is fabricated in linear compatible CMOS (LC²MOS), an advanced mixed technology process combining precision bipolar circuits with low-power CMOS logic. The part is packaged in a 28-pin, 0.6-inch-wide DIP and is also available in plastic leaded chip carrier (PLCC) and leadless ceramic chip carrier (LCCC).

AD7878 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. **Complete A/D Function with On-Chip FIFO**
The AD7878 provides the complete function required for converting ac signals to 12-bit accuracy. The part features an on-chip track/hold, reference and A/D converter. The additional feature of an 8-word FIFO helps reduce the high software overheads associated with servicing interrupts in digital signal processors.
2. **Dynamic Specification for DSP Users**
In addition to traditional ADC specifications, the AD7878 is specified for ac parameters including signal-to-noise ratio, distortion and input bandwidth. These parameters, along with important timing parameters, are tested on every device.
3. **Fast Microprocessor Interface**
With a data access time of 40ns, the interface timing is compatible with all modern 16-bit microprocessors and digital signal processors.
4. **Low Power**
Thanks to the combination of high-speed linear circuits with low power CMOS logic, the AD7878 offers power consumption less than 50mW—considerably lower than any system with comparable function or performance.

SPECIFICATIONS

($V_{DD} = +5V \pm 5\%$, $V_{CC} = +5V, \pm 5\%$, $V_{SS} = -5V \pm 5\%$, $AGND = DGND = 0V$, $f_{CLK} = 8MHz$ external, unless otherwise stated.) All Specifications T_{min} to T_{max} unless otherwise noted.)

Parameter	J, A, S Versions	K, B, T Versions	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE				
Signal-to-Noise Ratio (SNR)	69	71	dB min	$V_{IN} = 10kHz$ sine wave, $f_{SAMPLE} = 50kHz$
Signal-to-Noise Ratio (SNR)	–	69	dB min	$V_{IN} = 25kHz$ sine wave, $f_{SAMPLE} = 100kHz$
Total Harmonic Distortion (THD)	–85	–85	dB max	$V_{IN} = 10kHz$ sine wave, $f_{SAMPLE} = 50kHz$
Total Harmonic Distortion (THD)	–	–80	dB max	$V_{IN} = 25kHz$ sine wave, $f_{SAMPLE} = 100kHz$
Intermodulation Distortion (IMD)				
Second Order Terms	–85	–85	dB max	$f_a = 9kHz, f_b = 9.5kHz, f_s = 50kHz$
Third Order Terms	–90	–90	dB max	$f_a = 9kHz, f_b = 9.5kHz, f_s = 50kHz$
No Missed Codes	Guaranteed	Guaranteed		$f_{in} = 10kHz, f_s = 50kHz$
Peak Harmonic or Spurious Noise	–90	–90	dB max	$f_{in} = 10kHz, f_s = 50kHz$
Track/Hold Acquisition Time	2	2	μs max	
DC ACCURACY				
Resolution	12	12	Bits	
Relative Accuracy	± 1	$\pm 1/2$	LSB typ	
Differential Nonlinearity	± 0.9	± 0.9	LSB typ	
Bipolar Zero Error ± 4	± 2	LSB max		
Positive Full Scale Error ³ ± 10	± 10	LSB max		
Negative Full Scale Error ³	± 10	± 10	LSB max	
ANALOG INPUT				
Input Voltage Range	± 3	± 3	Volts	
Input Current	± 550	± 550	μA max	
REFERENCE OUTPUT				
REF OUT @ +25°C	2.98/3.02	2.98/3.02	V min/V max	
REF OUT Tempco	± 40	± 20	ppm/°C typ	
Output Current Source Capability	500	500	μA max	
LOGIC INPUTS				
Input Low Voltage, V_{INL}	+0.8	+0.8	V max	$V_{DD} = +5V \pm 5\%$
Input High Voltage, V_{INH}	+2.4	+2.4	V min	$V_{DD} = +5V \pm 5\%$
Input Current, I_{IN}	± 10	± 10	μA max	$V_{IN} = 0$ to V_{DD}
Input Capacitance, C_{IN}^4	10	10	pF max	
LOGIC OUTPUTS				
Output Low Voltage, V_{OL}	+0.4	+0.4	V max	$I_{SINK} = 1.6mA$
Output High Voltage, V_{OH}	+3.0	+3.0	V min	$I_{SOURCE} = 40\mu A$
DB11-DB0				
Floating State Leakage Current	± 10	± 10	μA max	
Floating State Output Capacitance ⁴	15	15	pF max	
CONVERSION TIME				
	7/7.125	7/7.125	μs min/ μs max	Assuming no external read operations
	7/9.250	7/9.250	μs min/ μs max	Assuming 17 external read operations
				See Internal Comparator Timing section
POWER REQUIREMENTS				
V_{DD}	+5	+5	V nom	$\pm 5\%$ for specified performance
V_{CC}	+5	+5	V nom	$\pm 5\%$ for specified performance
V_{SS}	–5	–5	V nom	$\pm 5\%$ for specified performance
I_{DD}	4	4	mA max	
I_{CC}	1	1	mA max	
I_{SS}	4	4	mA max	

NOTES

¹Temperature Ranges are as follows:

AD7878J, K; 0 to +70°C

AD7878A, B; –40°C to +85°C

AD7878S, T; –55°C to +125°C

²See ac Specifications section.

³Includes Internal Reference Error.

⁴Sample Tested to Ensure Compliance.

Specifications subject to change without notice.

INTERNAL FIFO MEMORY

Figure 1 shows a block diagram of the AD7878 internal FIFO memory. The data is organized as eight words \times 13 bits (i.e., the 12-bit conversion result and an out-of-range bit). A word address pointer indicates the location that the next conversion result will be written to from the SAR. This location is referred to as the top of memory and its value is equal to the number of words already in memory plus one. The pointer is incremented after each conversion. A read operation to the FIFO memory accesses the data at the bottom of memory (LOC.1). On completion of a read operation, each data word moves down one location and the word address pointer is decremented by one. Thus each conversion result from the SAR enters at the top of the memory and propagates down with successive read operations until it reaches location 1 where it is the next word to be accessed with a read operation.




Figure 1. Internal FIFO Block Diagram

Two of the bits in the status register indicate if data words in the FIFO are out of range. One is DB3 which reflects the out-of-range status of the next word to be read in FIFO memory. It is updated everytime a new word enters location 1. The second is DB5; a logic 1 in DB5 indicates that at least one sample in FIFO memory is out of range. It is updated whenever a new conversion result enters the top of memory from the SAR. Reading the status register resets DB5. A word that is out of range will be saturated to either 0111 1111 1111 (Positive Full Scale) or 1000 0000 0000 (Negative Full Scale). Output coding is 2's complement. Thus, interrogating the MSB is sufficient to

establish underrange (MSB = 1) or overrange (MSB = 0) condition. Note, reading the status register does not cause any internal data movement in the FIFO memory. Status information for a particular word should be read from the status register before the data word is read from the FIFO.

INTERNAL COMPARATOR TIMING

The ADC clock, which is applied to CLKIN, controls the successive approximation A/D conversion process. This clock is internally divided by four to yield a bit trial cycle time of 500ns min (8MHz clock). The comparator strobe edge (i.e., when the bit decision is latched) occurs 25ns after the rising edge of this divided clock. There are 12-bit decisions as in the normal successive approximation routine and the last comparator decision checks if the input sample is overrange (See Figure 2). The comparator strobe edge is gated internally with both DMRD and DMWR so that if a read or write operation occurs during conversion the latching of the comparator is suspended until the read/write cycle is finished. This avoids possible errors caused by spurious transients (generated by the charging of the data bus) occurring while the comparator is making a decision. Figure 2 shows the MSB comparator decision slipping by one clock cycle because of a read/write operation. If DMRD or DMWR goes low (with CS low) at any time during the low time of the ADC clock cycle prior to the comparator strobing edge, the bit trial edge is slipped by one full ADC clock cycle.

The ADC input clock must be synchronous to the bus cycle time of the ADC to avoid read/write conflicts in the ADC RAM. This also reduces the effects of bus noise by allowing the comparator strobe to occur at the probable quietest time for data bus activity. Suitable clock sources are CLKOUT (ADSP-2100), CLKOUT2 (TMS32020) and CLKOUT (TMS32010).

The conversion time for the ADC normally consists of 14-bit trials (12 for data bits and one each for out-of-range bit and FIFO write operation). However, the software routine servicing the ADC has a potential 16 reads (8 for FIFO data and 8 for status register data) and one write (to the status/control register) during one conversion cycle. Therefore, the conversion time for the ADC can vary by 17 clock cycles. For an 8MHz input clock this means that the conversion time can vary from 7 μ s to 9.12 μ s.

At the end of conversion the FIFO memory and status register are updated and the ALFL pin is brought low if the FIFO word count has reached its preprogrammed value.




Figure 2. Operational Diagram

INITIATING A CONVERSION

A conversion can be initiated by either asserting the $\overline{\text{CONVST}}$ input (see Figure 3) or in software by writing to the FIFO memory while $\overline{\text{CONVST}}$ is tied high. The $\overline{\text{CONVST}}$ input can be asserted by an external timer which is asynchronous to the ADC or DSP clocks. The track/hold amplifier switches from the track to the hold mode at the start of conversion. This occurs on the rising edge of $\overline{\text{CONVST}}$. The $\overline{\text{BUSY}}$ output goes low after the falling edge of $\overline{\text{CONVST}}$ and returns high after the track/hold amplifier has entered the hold mode. The ADC now begins the successive approximation routine. Once conversion has been initiated it cannot be restarted until it is complete.

A software conversion start can be initiated by writing to the ADC while ADD0 is low. In this case $\overline{\text{BUSY}}$ is asserted for one whole ADC clock cycle, and the track/hold amplifier is put into the hold mode on the following rising edge of the ADC clock after $\overline{\text{BUSY}}$ returns high. The $\overline{\text{CONVST}}$ input is tied high in this mode.




Figure 3. Conversion Start Timing Diagram

READ/WRITE OPERATIONS

The AD7878 read/write operations are controlled by the $\overline{\text{CS}}$, $\overline{\text{DMRD}}$, $\overline{\text{DMWR}}$ and ADD0 logic inputs. The timing diagrams for these operations are shown in Figures 4 and 5. In addition there is an extended read/write timing mode. This mode is recommended for applications where an external timer controls the $\overline{\text{CONVST}}$ input asynchronously to the microprocessor which performs the read/write operations.




Figure 4. Read Timing Diagram




Figure 5. Write Timing Diagram

EXTENDED READ/WRITE CYCLE TIMING

If a read/write operation occurs at the start of conversion when the track/hold amplifier is switching from the track to the hold mode, then errors may occur because of digital feedthrough. This can be averted by writing a logic "0" to DB5 of the status register. This enables the internal $\overline{\text{BUSY}}$ logic which prevents the output latches from being enabled while $\overline{\text{BUSY}}$ is low. If a microprocessor read/write operation is attempted during the $\overline{\text{BUSY}}$ low time, the $\overline{\text{BUSY}}$ gated with $\overline{\text{CS}}$ can be used to stretch the instruction cycle. When $\overline{\text{CONVST}}$ goes low the ADC acknowledges by bringing $\overline{\text{BUSY}}$ low on the next rising of the ADC clock. This indicates that the ADC data bus is disabled (assuming a logic 0 in DB5). $\overline{\text{BUSY}}$ goes high on the second rising edge of the clock after $\overline{\text{CONVST}}$. Assuming a $\overline{\text{CONVST}}$ low time of two ADC clock periods then the microprocessor instruction cycle is extended by 4 clock periods worst case (500ns when ADC clock is 8MHz). In this mode, changing the data outputs while the track/hold amplifier is going into the hold condition is avoided. Figure 6 shows the timing diagram for an extended read. In a similar manner, a write operation will be extended if it occurs during a $\overline{\text{CONVST}}$ pulse.

For processors which cannot be forced into a WAIT state, writing a logic "1" into DB5 of the status register allows the output latches to be enabled while $\overline{\text{BUSY}}$ is low. In this case $\overline{\text{BUSY}}$ would not be used to stretch the read/write cycle, and the instruction cycle would continue as normal (See Figures 4 and 5).




Figure 6. Extended Read Timing Diagram

PIN FUNCTION DESCRIPTION

DIP Pin Number	Pin Mnemonic	Function
1	ADD0	Address Input. This control input determines whether a data word from the FIFO memory or the contents of the status register is placed on the output data bus during a read operation. A logic low accesses the data word while a logic high selects the contents of the status register. Writing to the ADC with ADD0 low causes a software conversion start.
2	$\overline{\text{CS}}$	Chip Select. Active low logic input. The device is selected when this input is active.
3	$\overline{\text{DMWR}}$	Data Memory Write. Active low logic input. This is used in conjunction with $\overline{\text{CS}}$ to write data to the status register. Corresponds to $\overline{\text{DMWR}}$ (ADSP-2100), $\overline{\text{R/W}}$ (MC68000, TMS32020), $\overline{\text{WE}}$ (TMS32010).
4	$\overline{\text{DMRD}}$	Data Memory READ. Active low logic input. This is used in conjunction with $\overline{\text{CS}}$ low to enable the three-state output buffers. Corresponds to $\overline{\text{DMRD}}$ (ADSP-2100), $\overline{\text{DEN}}$ (TMS32010).
5	$\overline{\text{BUSY}}$	Active low logic output. This output goes low when the ADC receives a $\overline{\text{CONVST}}$ pulse and remains low until the track/hold has gone into its hold mode. Writing a logic 1 to DB5 of the status register prevents the data bus from becoming active while $\overline{\text{BUSY}}$ is low. Writing a logic 0 to DB5 allow data to be accessed from the ADC while $\overline{\text{BUSY}}$ is low.
6	$\overline{\text{ALFL}}$	FIFO Almost Full. Logic output. A logic low indicates that the word count in the FIFO memory has reached the programmed word count in the status register. $\overline{\text{ALFL}}$ is updated at the end of conversion. It is cleared by reading the FIFO or by writing a logic high to DB7 of the status register.
7	DGND	Digital Ground. Ground reference for digital circuitry.
8	V _{CC}	Digital supply voltage, +5V ± 5%. Positive supply voltage for digital circuitry.
9	DB11	Data Bit 11 (MSB). Three-state TTL output. Coding is twos complement.
10-15	DB10-DB5	Data Bit 10 to Data Bit 5. Three-state TTL input/outputs.
16-19	DB4-DB1	Data Bit 4 to Data Bit 1. Three-state TTL outputs.
20	DB0	Data Bit 0 (LSB). Three-state TTL output.
21	V _{DD}	Analog positive supply voltage, +5V ± 5%.
22	AGND	Analog Ground. Ground reference for track/hold, reference and DAC.
23	REF OUT	Voltage reference output. Internal 3V analog reference is provided at this pin. External load capability of the reference is 1mA.
24	V _{IN}	Analog Input. Analog input range is ± 3V.
25	V _{SS}	Analog negative supply, -5V ± 5%.
26	$\overline{\text{CONVST}}$	Conversion Start. Logic input. A low to high transition on this input puts the track/hold into its hold mode and starts conversion.
27	$\overline{\text{RESET}}$	Reset. Active low logic input. A logic low clears the FIFO memory and resets the control logic and status register.
28	CLKIN	Clock Input. TTL-Compatible. Logic input. Used as clock source for A/D converter.

STATUS REGISTER FUNCTION DESCRIPTION

Bit

Location	Mnemonic	Function
DB11	ALFL	Almost Full, Read Only. Same as Pin 6. A logic low indicates that the word count in the FIFO memory has reached the programmed count in bits DB10, DB9 and DB8. ALFL is updated at the end of conversion.
DB10-DB8	AFC2-AFC0	Almost Full Word Count, Read/Write. The count value sets the number of words in FIFO memory which causes the ALFL flag to be set. If the count is n then both the ALFL pin and bit (DB11) are set when there are n + 1 words in FIFO memory. AFC2 is the most significant bit of the word count. The count value can be read back if required.
DB7	ENAF	Enable Almost Full, Read/Write. Writing a 1 to this bit disables the ALFL output pin and status bit (DB11) functions.
DB6	FOVR/RESET	FIFO Overrun/Reset, Read/Write. Reading a 1 from this bit indicates that at least one sample has been discarded because the FIFO memory is full. Writing a 1 to this bit causes a system reset as per Pin 26.
DB5	FOOR/ENINT	FIFO Out of Range/Enable Interface, Read/Write. Reading a 1 from this bit indicates that at least one sample in FIFO memory is out of range. Writing a 0 to this bit prevents the data bus from becoming active while BUSY is low.
DB4	FEMP	FIFO Empty, Read only. Reading a 1 indicates that there are no samples in the FIFO memory.
DB3	SOOR	Sample Out of Range, Read only. Reading a 1 indicates that the next sample to be read is out of range.
DB2-DB0	FCNT2-FCNT0	FIFO Word Count, Read only. The value read from these bits indicates the number of samples in FIFO memory. If the count is n then there are n + 1 words in FIFO memory (reading all 0s, however, could indicate either one word or no word in memory. In this case FIFO Empty should be examined). FCNT2 is the most significant bit of the FIFO word count.

BIT LOCATION

STATUS INFORMATION (READ)

CONTROL FUNCTION (WRITE)


RESET STATUS

X = DON'T CARE


DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
ALFL	AFC2	AFC1	AFC0	ENAF	FOVR	FOOR	FEMP	SOOR	FCNT2	FCNT1	FCNT0
X	AFC2	AFC1	AFC0	ENAF	RESET	ENINT	X	X	X	X	X
1	0	0	0	0	0	0	1	0	0	0	0

PIN CONFIGURATIONS


DIP



LCCC



PLCC



MICROPROCESSOR INTERFACING

Figures 7 to 9 show the AD7878 interfaced to the ADSP-2100, TMS32010 and the TMS32020. All three interfaces use an external timer for accurate conversion control. This allows the AD7878 to sample the analog input asynchronously to the microprocessor. The AD7878 ALFL output interrupts the microprocessor when the internal FIFO has reached the preprogrammed word count in the status register. This word count must be set in the initialization routine after power up. The microprocessor then reads the conversion results from the AD7878 internal FIFO memory.

The interfaces to the ADSP-2100 and the TMS32020 gate the CS and BUSY of the ADC to provide a signal which drives the microprocessor into a WAIT state while the AD7878 track/hold amplifier goes from the track to the hold mode. In all cases, the AD7878 CLKIN is derived from the microprocessor clock out signal. This ensures that there are no read/write conflicts in the ADC FIFO memory.




Figure 7. AD7878-ADSP-2100 Interface




Figure 8. AD7878-TMS32010 Interface




Figure 9. AD7878-TMS32020 Interface

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise stated)

V_{DD} to DGND	-0.3V to +7V
V_{CC} to DGND	-0.3V to +7V
V_{SS} to DGND	+0.3V to -7V
AGND to DGND	-0.3V to $V_{DD} + 0.3V$
V_{IN} to AGND	-15V to +15V
REF OUT to AGND	0 to V_{DD}
Digital Inputs to DGND	
CLK IN, DMWR, DMRD, RESET,	
CS, CONV ST, ADD0	-0.3V to $V_{DD} + 0.3V$
Digital Outputs to DGND	
ALFL, BUSY	-0.3V to $V_{DD} + 0.3V$

CAUTION:

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

Data Pins

DB11-DB0 -0.3V to $V_{DD} + 0.3V$

Operating Temperature Range

J, K Versions 0 to +70°C

A, B Versions -40°C to +85°C

S, T Versions -55°C to +125°C

Storage Temperature Range -65°C to +165°C

Power Dissipation (Any Package) to +75°C 1000mW

Derates above +75°C by 10mW/°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ORDERING INFORMATION¹

Signal-to-Noise Ratio	Temperature Range and Package Options ²		
	0 to +70°C	-40°C to +85°C	-55°C to +125°C
	Plastic DIP (N-28)	Hermetic³ DIP (Q-28)	Hermetic³ DIP (Q-28)
69dB	AD7878JN	AD7878AQ	AD7878SQ
71dB	AD7878KN	AD7878BQ	AD7878TQ
	PLCC⁴ (P-28A)		LCCC⁵ (E-28A)
69dB	AD7878JP		AD7878SE
71dB	AD7878KP		AD7878TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³Analog Devices reserves the right to ship ceramic packages (package outline D-28) in lieu of cerdip (package outline Q-28) packages.

⁴PLCC: Plastic Leaded Chip Carrier.

⁵LCCC: Leadless Ceramic Chip Carrier.

PRELIMINARY
 TECHNICAL
 DATA

AD9000


FEATURES

77MSPS Encode Rate
Bipolar Input Range
Low Error Rate
Overflow Bit

APPLICATIONS

QAM Telecommunications
Electronic Warfare (ECM, ECCM, ESM)
Radar Guidance Digitizers

AD9000 FUNCTIONAL BLOCK DIAGRAM





GENERAL DESCRIPTION

The AD9000 is a 6-bit, high-speed, analog-to-digital converter with ECL compatible outputs and a bipolar input stage. The AD9000 is fabricated in a high-performance bipolar process which allows encode rates up to 77MSPS.

The AD9000 employs the standard flash converter architecture based on 64 individual comparators which simultaneously determine the precise analog signal level. The comparators are followed by two stages of decoding logic, allowing the AD9000 to operate with a very low error rate. The low 35pF input capacitance of the AD9000 greatly simplifies the analog driver stage. Also incorporated into the AD9000 design is an overflow output bit as well as a hysteresis control pin to modify comparator sensitivity.

The AD9000 is offered as both an commercial temperature range device 0 to +70°C, and as an extended temperature range device -55°C to +125°C. Both versions are available packaged in a 16-pin ceramic DIP. The extended temperature range device is also available in a 28-pin ceramic LCC package. The extended temperature range versions are offered as fully compliant MIL-STD-883, Revision C, devices.

PIN DESIGNATIONS



ORDERING INFORMATION

Device	Temperature Range	Description	Package Options*
AD9000JD	0 to +70°C	16-Pin DIP, Industrial	D-16
AD9000SD/883C	-55°C to +125°C	16-Pin DIP, MIL-STD-883, REV. C	D-16
AD9000SE/883C	-55°C to +125°C	28-Pin LCC, MIL-STD-883, REV. C	E-28A

*See Section 13 for package outline information.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS¹

Positive Supply Voltage	-0.3V to +6V	Power Dissipation (+25°C Free Air) ⁴	745mW
Negative Supply Voltage	-6.0V to +0.3V	Operating Temperature Range	
Analog-to-Digital Ground Voltage Differential	0.5	AD9000JD	0 to +70°C
Analog Input Voltages (A _{IN} , +V _{REF} , -V _{REF}) ²	±3V	AD9000SD/SE/883C	-55°C to +125°C
Differential Reference Voltage (+V _{REF} to -V _{REF}) ³	6V	Storage Temperature Range	-65°C to +150°C
ENCODE Input Voltage	-V _S to 0V	Junction Temperature	+175°C
HYSTERESIS Control Voltage	0V to +3.0V	Lead Soldering Temperature (10sec)	+300°C
Digital Output Current	20mA		

ELECTRICAL CHARACTERISTICS

(Supply Voltages = -5.2V and +5.0V; Differential Reference Voltage = 2.0V unless otherwise stated)

Parameter	Mil ⁵ Sub Group	Temp	Commercial 0 to +70°C AD9000JD			Military -55°C to +125°C AD9000SD/SE/883C			Units
			Min	Typ	Max	Min	Typ	Max	
RESOLUTION			6			6			Bits
DC ACCURACY									
Differential Linearity	7	+25°C	0.25	0.5		0.25	0.5		LSB
	8	Full		1.0			1.0		LSB
Integral Linearity	7	+25°C	0.25	0.5		0.25	0.5		LSB
	8	Full		1.0			1.0		LSB
No Missing Codes	7,8	Full	GUARANTEED			GUARANTEED			
INITIAL OFFSET ERROR									
Top of Reference Ladder	7	+25°C	0.3	7/8		0.3	7/8		LSB
	8	Full		1.5			1.5		LSB
Bottom of Reference Ladder	7	+25°C	0.25	7/8		0.25	7/8		LSB
	8	Full		1.5			1.5		LSB
Offset Drift Coefficient		Full	145			145			μV/°C
ANALOG INPUT									
Input Voltage Range		Full	±2.0V			±2.0V			V
Input Bias Current (Sampling) ⁶	1, 2, 3	Full		800			800		μA
Input Bias Current (Latched) ⁶	1, 2, 3	Full		20			20		μA
Input Resistance		+25°C	3.0			3.0			kΩ
Input Capacitance	12	+25°C	35	50		35	50		pF
Full Power Bandwidth ⁷		+25°C	20			20			MHz
REFERENCE INPUT ^{2,3}									
Reference Ladder Resistance	1	+25°C	80	200		80	200		Ω
Ladder Temperature Coefficient		Full	0.275			0.275			Ω/°C
Reference Input Bandwidth		+25°C	20			20			MHz
DYNAMIC PERFORMANCE ⁸									
Conversion Rate	4	+25°C	50	70		75	77		MHz
Conversion Time (+1 Clock)	4	+25°C			20			13.3	ns
Aperture Delay (t _D)		+25°C		2			2		ns
Aperture Uncertainty (Jitter)		+25°C		25			25		ps
Output Propagation Delay (t _{PD}) ⁹	9	+25°C	8		12	8		12	ns
Output Hold Time (t _{OH}) ¹⁰	9	+25°C	8		14	8		14	ns
Transient Response ¹¹		+25°C		13			13		ns
Overvoltage Recovery Time ¹²		+25°C		11			11		ns
Output Rise Time ¹³	9	+25°C			5.0			4.5	ns
Output Fall Time ¹³	9	+25°C			5.0			4.5	ns
Output Time Skew		+25°C	0.4			0.4			ns

ELECTRICAL CHARACTERISTICS (Continued)

Parameter	Mil ⁵ Sub Group	Temp	Commercial 0 to +70°C AD9000JD			Military -55°C to +125°C AD9000SD/SE/883C			Units
			Min	Typ	Max	Min	Typ	Max	
ENCODE INPUT									
Logic "1" Voltage	7, 8	Full	-1.1			-1.1			V
Logic "0" Voltage	7, 8	Full			-1.5			-1.5	V
Logic "1" Current	7, 8	Full			100			100	μA
Logic "0" Current	7, 8	Full			100			100	μA
Input Capacitance	12	+25°C		2.5	5.0		2.5	5.0	pF
ENCODE Pulse Width High (t _{PWH})	4	+25°C	6.6			6.6			ns
ENCODE Pulse Width Low (t _{PWL})	4	+25°C	6.6			6.6			ns
ACLINERITY¹⁴									
Dynamic Linearity ¹⁵		+25°C		0.5			0.5		LSB
In-Band Harmonics (DC to 1MHz)		+25°C		44			44		dBc
(1MHz to 5MHz)		+25°C		42			42		dBc
(5MHz to 8MHz)		+25°C		38			38		dBc
Signal to Noise Ratio ¹⁶	12	+25°C	31	33		31	33		dB
Signal to Noise Ratio ¹⁷	12	+25°C	40	42		40	42		dB
Two Tone Intermodulation Rejection ¹⁸		+25°C		46			46		dBc
Noise Power Ratio (NPR) ¹⁹		+25°C		30			30		dBc
DIGITAL OUTPUTS⁸									
Logic "1" Voltage	1, 2, 3	Full	-1.1			-1.1			V
Logic "0" Voltage	1, 2, 3	Full			-1.5			-1.5	V
POWER SUPPLY²⁰									
Positive Supply Current (+5.0V)	1	+25°C		60	70		60	70	mA
	2, 3	Full			75			75	mA
Negative Supply Current (-5.2V)	1	+25°C		68	80		68	80	mA
	2, 3	Full			85			85	mA
Nominal Power Dissipation		+25°C		675			675		mW
Reference Ladder Dissipation		+25°C		20			20		mW

NOTES

¹Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Under normal operating conditions, the analog input voltages should not exceed -2.0V to +2.0V.

³Under normal operating conditions the differential reference voltage may range from ±0.5V to ±2V; +V_{REF} ≥ -V_{REF}.

⁴Typical thermal impedances . . .
 16-Pin Ceramic θ_{JA} = 67°C/W; θ_{JC} = 7°C/W
 28-Pin LCC θ_{JA} = 62°C/W; θ_{JC} = 14°C/W

⁵Military subgroups apply to military qualified devices only.

⁶A_{IN} = +V_{REF}.

⁷Determined by 3dB reduction in reconstructed output at 75MSPS.

⁸Output terminated with 100Ω resistors to -2.0V.

⁹Measured from the leading edge of ENCODE to data out on Bit 1 (MSB).

¹⁰Measured from the trailing edge of ENCODE to data out on Bit 1 (MSB).

¹¹For full-scale step input, 6-bit accuracy is attained in specified time.

¹²Recovers to 6-bit accuracy in specified time, after 150% full-scale input overvoltage.

¹³Measured on Bit 1 (MSB) only.

¹⁴Measured at 50MSPS encode rate.

¹⁵Analog input frequency = 15MHz.

¹⁶RMS signal to RMS noise, with 540kHz analog input signal.

¹⁷Peak-to-peak signal to rms noise, with 540kHz analog input signal.

¹⁸F₁ = 9.3MHz; f₂ = 7.6MHz; Encode = 42MHz.

¹⁹DC to 8.2MHz noise bandwidth with 3.886MHz slot.

²⁰Supply voltage should remain stable within ±5% for normal operation.

Specifications subject to change without notice.

EXPLANATION OF GROUP A MILITARY SUBGROUPS

Subgroup 1 - Static tests at +25°C.

Subgroup 2 - Static tests at max rated operating temp.

Subgroup 3 - Static tests at min rated operating temp.

Subgroup 4 - Dynamic tests at +25°C.

Subgroup 5 - Dynamic tests at max rated operating temp.

Subgroup 6 - Dynamic tests at min rated operating temp.

Subgroup 7 - Functional tests at +25°C.

Subgroup 8 - Functional tests at max and min rated operating temp.

Subgroup 9 - Switching tests at +25°C.


Subgroup 10 - Switching tests at max rated operating temp.

Subgroup 11 - Switching tests at min rated operating temp.

Subgroup 12 - Periodically sample tested.

FUNCTIONAL DESCRIPTION

PIN NAME	DESCRIPTION
$-V_S$	Negative supply terminal, nominally $-5.2V$.
ANALOG GROUND	Analog ground return. All grounds should be connected together near the the AD9000.
$V_{HYSTERESIS}$	The hysteresis control voltage varies the comparator hysteresis from 15mV to 50mV, for a change of 0V to +3V at the hysteresis control pin.
ENCODE	The ENCODE pin controls the conversion cycle. Encode is rising edge sensitive and should be driven with a 50% duty-cycle waveform under normal conditions.
$-V_{REF}$	The most negative reference voltage for the internal resistor ladder.
ANALOG INPUT	Analog input pin.
$+V_S$	Positive supply terminal, nominally $+5.0V$.
$+V_{REF}$	Most positive reference voltage of the internal resistor ladder.
BIT 6 (LSB)	One of six digital outputs. BIT 6 (LSB) is the least-significant-bit of the digital output.
BIT 5 – BIT 2	One of six digital outputs.
BIT 1 (MSB)	One of six digital outputs. BIT1 (MSB) is the most-significant-bit of the digital output.
OVERFLOW	Overflow data output. Logic high indicates an input overvoltage ($A_{IN} \geq +V_{REF}$).
DIGITAL GROUND	Digital ground return. All grounds should be connected together near the AD9000.




System Timing Diagram

ABOUT THE AD9000

Analog Bandwidth

Quantifying the high-frequency analog performance of the AD9000 is somewhat difficult because of the various criteria that can be applied. At one extreme there is the analog input bandwidth of a single input comparator (which tends to be extremely high). At the other end of the performance criteria is the "no missing codes" restriction, which tends to be the most conservative measure of analog bandwidth.

The "no missing codes" criteria simply means that the converter is capable of generating all 64 output codes for an analog and ENCODE frequency. At higher ENCODE rates to analog frequencies, the converter continues to function, but with reduced resolution. The graph below details the "no missing codes" region of operation for the AD9000 at several reference levels. Note that nearly all analog-to-digital converter applications operate in the oversampled region to avoid generation of indeterminate data (aliasing).




Analog Input vs. Encode Rate "No Missing Codes"

High-Speed Performance Enhancements

The AD9000 employs a hysteresis control pin which affects comparator sensitivity. The error rate (number of full-scale errors in a given period) is directly affected by the comparator sensitivity. By varying the voltage on the hysteresis control pin, the error rate can be reduced. The AD9000 is capable of extremely low error rate operation, which makes it ideal for error sensitive applications like QAM demodulation. If the hysteresis control pin is used, it should be decoupled to ground through a $0.1\mu F$ capacitor, otherwise it may be left floating.

At the highest encode rates, overall accuracy can be improved by skewing the ENCODE signal duty-cycle to allow more time in the "latch" mode. Specifically, extending the logic HIGH portion of the ENCODE signal allows the comparators more time to achieve an appropriate logic level prior to the decoding cycle that begins on the rising edge of the ENCODE pulse.



Comparator Switching vs. Hysteresis Voltage

Layout Considerations

The AD9000, like all high-speed circuits, requires certain precautions be taken to insure optimum performance. The foremost of these is the use of a substantial low impedance ground plane around and under the AD9000. Just as important are high quality ground connections to the AD9000 itself. It is probably more effective to keep the analog and digital grounds separate, except at the AD9000 where they should be connected together. Sockets should generally be avoided due to the increased interlead capacitance they induce. If socketing must be used, pin sockets are preferred.

Decoupling is especially important to high-speed analog circuits. Each supply should be decoupled to ground with $0.1\mu F$ ceramic and $0.001\mu F$ mica capacitors. The ladder reference pins should be treated in a similar manner. In addition to decoupling the reference ladder, the reference ladder should be driven from a low output impedance source for the best noise rejection. In all cases, chip capacitors are recommended, where practical, to reduce the effects of lead inductance associated with standard discrete capacitors.

MIL-STD-883 Compliance Information

The AD9000SE/SD/883C are classified within microcircuits group 57-technology group D (bipolar A/D converters), and are constructed in accordance with the latest revision of MIL-STD-883. The AD9000 is electrostatic sensitive and falls within electrostatic sensitivity classification Category A. PDA (Percent Defective Allowance) is computed based of Subgroups 1 of the specified Group A test list. QA screening is in accordance with "Alternate Method A" of method 5005. The following apply: Burn-In per 1015, Life Test per 1005, Electrical Testing per 5004. (Note: Group A electrical Testing assumes $T_A = T_C = T_J$.)


TYPICAL APPLICATION

The AD9000 is a relatively flexible device which can be configured in a number of ways. One very useful feature of the AD9000 is the open emitter outputs. The open emitters allow the outputs of several AD9000s to be OR-WIRED in stacking applications for increased resolution. This kind of application depends on the return-to-zero nature of the output bits when $A_{IN} \geq +V_{REF}$ (overflow). In circuits which employ only one AD9000, this is not always an advantage. The circuit below illustrates one method of converting the outputs to nonreturn-to-zero.


The 10197 (standard 10K ECL logic) hex-AND group senses the active OVERFLOW output and forces all other bits to logic

HIGH. The 10151 latch is not required for AD9000 applications, but it may ease data transfer sensitivities in asynchronous data collection systems.

The reference driver circuits should provide a low source impedance to prevent noise on the reference inputs from affecting the AD9000's accuracy. This is accomplished to a large extent by adequately decoupling the reference pins to ground. An improved method is employed below. The reference voltages ($+V_{REF}$, $-V_{REF}$) are buffered by a transistor/amplifier combination. This has the advantages of wide bandwidth (hence low impedance over a wide frequency range to eliminate high frequency noise components), and improved temperature stability.





DIE LAYOUT




MECHANICAL INFORMATION

Die Dimensions	129 × 217 × 15 (±2) mils
Pad Dimensions	4 × 4 mils
Metalization	10,000Å Aluminum
Backing	None
Substrate Potential	$-V_S$
Passivation	10,000Å Oxynitride
Die Attach	Gold Eutectic
Bond Wire	1.25 mil Aluminum; Ultrasonic Bonding or 1mil Gold; Gold Ball Bonding



3

ALL RESISTORS $\pm 5\%$
ALL CAPACITORS $\pm 20\%$
ALL SUPPLY VOLTAGES $\pm 5\%$
OPTION #1: (STATIC) AD1=0.0V, AD2=-0.9V
OPTION #2: (DYNAMIC) SEE WAVEFORMS




Burn-In Test Circuit

AD9000/PCB EVALUATION AND TEST BOARD

Evaluating and testing the AD9000 is greatly simplified with the AD9000/PCB evaluation board. The printed circuit board contains all of the driver and buffering circuits needed to test and evaluate the AD9000. The board outputs include both a high quality reconstructed representation of the input waveform, and a dc error waveform output which can be used to determine device linearities.

Inputs to the AD9000/PCB evaluation board include the analog signal to be digitized, as well as an optional ENCODE input for high stability measurements. All components, except the AD9000, are soldered onto the $8.5'' \times 6.3''$ board. The AD9000 is socketed to facilitate moderate volume testing. The evaluation board is offered with either a commercial temperature range AD9000, or an extended temperature range device installed. The respective ordering numbers are AD9000JD/PCB and AD9000SD/PCB.



AD9000/PCB Block Diagram


FEATURES

- 150MSPS Encode Rate
- Very Low Input Capacitance – 20pF
- Low Power – 750mW
- 5.2V Single Supply

APPLICATIONS

- Radar Guidance
- Digital Oscilloscopes/ATE Equipment
- Laser/Radar Warning Receivers
- Digital Radio
- Electronic Warfare (ECM, ECCM, ESM)
- Communication/Signal Intelligence

AD9002 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION


The AD9002 is an 8-bit, ultrahigh-speed, analog-to-digital converter. The AD9002 is fabricated in an advanced bipolar process which allows operation at sampling rates in excess of 150 megasamples/second. Functionally, the AD9002 is comprised of 256 parallel comparator stages whose outputs are decoded to drive the ECL compatible output latches.

The exceptionally wide small signal analog input bandwidth of 115MHz is due to an innovative comparator design and very close attention to device layout considerations. The wide input bandwidth of the AD9002 allows very accurate acquisition of high-speed pulse inputs, without an external track-and-hold. The comparator output decoding scheme minimizes false codes, which is critical to high-speed linearity.

The AD9002 provides an external hysteresis control pin, which can be used to optimize comparator sensitivity to further improve performance. Additionally, the AD9002's low power dissipation of only 750mW makes it very usable over the full-extended temperature range. The AD9002 also incorporates an overflow bit to signal overrange inputs. This overflow output can be disabled with the overflow inhibit pin.

The AD9002 is available in two grades, one with 0.5LSB linearity, and one with 0.75LSB linearity. Both versions are offered in an industrial grade, –25°C to +85°C, packaged in a 28-pin DIP. The military temperature range devices, –55°C to +125°C, are available in cerdip and LCC packages. Consult factory for MIL-STD-883 Revision C, Class B devices.

PIN DESIGNATIONS



*SEE FUNCTION DESCRIPTIONS

ORDERING INFORMATION

Device	Linearity	Temperature Range	Description	Package Options*
AD9002AD	0.75LSB	–25°C to +85°C	28-Pin DIP, Industrial	D-28
AD9002BD	0.5LSB	–25°C to +85°C	28-in DIP, Industrial	D-28
AD9002SD	0.75LSB	–55°C to +125°C	28-Pin DIP, Military	D-28
AD9002SE	0.75LSB	–55°C to +125°C	28-Pin LCC, Military	E-28A
AD9002TD	0.5LSB	–55°C to +125°C	28-Pin DIP, Military	D-28
AD9002TE	0.5LSB	–55°C to +125°C	28-Pin LCC, Military	E-28A

*See Section 13 for package outline information.

SPECIFICATIONS

(Supply Voltage = -5.2V; Differential Reference Voltage = 2.0V, unless otherwise stated)

Parameter	Mil Sub Group	Temp	Industrial Temperature Range -25°C to +85°C						Extended Temperature Range -55°C to +125°C						Units
			AD9002AD			AD9002BD			AD9002SD/SE			AD9002TD/TE			
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			8			8			8			8			Bits
DC ACCURACY															
Differential Linearity	7	+25°C	0.6	0.75		0.4	0.5		0.6	0.75		0.4	0.5	LSB	
	8	Full		1.0			0.75			1.0			0.75	LSB	
Integral Linearity	7	+25°C	0.6	1.0		0.4	0.5		0.6	1.0		0.4	0.5	LSB	
	8	Full		1.2			1.2			1.2			1.2	LSB	
No Missing Codes	7,8	Full	GUARANTEED			GUARANTEED			GUARANTEED			GUARANTEED			
INITIAL OFFSET ERROR															
Top of Reference Ladder	7	+25°C	8	14		8	14		8	14		8	14	mV	
	8	Full		17			17			17			17	mV	
Bottom of Reference Ladder	7	+25°C	4	10		4	10		4	10		4	10	mV	
	8	Full		12			12			12			12	mV	
Offset Drift Coefficient			20			20			22			22			µV/°C
ANALOG INPUT															
Input Voltage Range		Full	-2.1; +0.1			-2.1; +0.1			-2.1; +0.1			-2.1; +0.1			V
Input Bias Current ²	1	+25°C	60	100		60	100		60	100		60	100	µA	
	2,3	Full		200			200			200			200	µA	
Input Resistance		+25°C	20			20			20			20			kΩ
Input Capacitance	12	+25°C	17			17			17			17			pF
Small Signal Bandwidth ³		+25°C	115			115			115			115			MHz
REFERENCE INPUT															
Positive Reference Voltage ⁴		Full	-2.1; +0.1			-2.1; +0.1			-2.1; +0.1			-2.1; +0.1			V
Negative Reference Voltage ⁴		Full	-2.1; +0.1			-2.1; +0.1			-2.1; +0.1			-2.1; +0.1			V
Differential Reference Voltage		Full	1.0; 2.1			1.0; 2.1			1.0; 2.1			1.0; 2.1			V
Reference Ladder Resistance	1	+25°C	64	80	110	64	80	110	64	80	110	64	80	110	Ω
Ladder Temperature Coefficient			0.22			0.22			0.22			0.22			Ω/°C
Reference Input Bandwidth		+25°C	10			10			10			10			MHz
DYNAMIC PERFORMANCE ⁵															
Conversion Rate	4	+25°C	125	150		125	150		125	150		125	150	MHz	
Conversion Time (+1 Clock)		+25°C	4			4			4			4			ns
Aperture Delay		+25°C	1.3			1.3			1.3			1.3			ns
Aperture Uncertainty (Jitter)		+25°C	15			15			15			15			ps
Output Delay (t _{OUT}) ⁶	9	+25°C	2.5	3.7	5.5	2.5	3.7	5.5	2.5	3.7	5.5	2.5	3.7	5.5	ns
Transient Response ⁷		+25°C	6			6			6			6			ns
Overvoltage Recovery Time ⁸		+25°C	6			6			6			6			ns
Output Rise Time	9	+25°C			3.0			3.0			3.0			3.0	ns
Output Fall Time	9	+25°C			2.5			2.5			2.5			2.5	ns
Output Time Skew ⁹		+25°C	0.6			0.6			0.6			0.6			ns
ENCODE INPUT															
Logic "1" Voltage ¹⁰	7,8	Full	-1.1			-1.1			-1.1			-1.1			V
Logic "0" Voltage ¹⁰	7,8	Full	-1.5			-1.5			-1.5			-1.5			V
Logic "1" Current	7,8	Full			150			150			150			150	µA
Logic "0" Current	7,8	Full			120			120			120			120	µA
Input Capacitance		+25°C	3			3			3			3			pF
Encode Pulse Width (Low)	12	+25°C	1.5			1.5			1.5			1.5			ns
Encode Pulse Width (High)	12	+25°C	1.5			1.5			1.5			1.5			ns
Encode Pulse Rise/Fall Time	12	+25°C			10			10			10			10	ns
OVERFLOW INHIBIT INPUT															
0V Input Current	1,2,3	Full		144	240		144	240		144	240		144	240	µA
ACLINERITY ¹¹															
Dynamic Linearity ¹²		+25°C	1.5			1.5			1.5			1.5			LSB
In-Band Harmonics ¹³															
(DC to 1MHz)		+25°C	63			63			63			63			dBc
(1MHz to 10MHz)		+25°C	57			57			57			57			dBc
(10MHz to 40MHz)		+25°C	50			50			50			50			dBc
Signal to Noise Ratio ¹⁴	12	+25°C	46	48		46	48		46	48		46	48	dB	
Two Tone Intermod Rejection ¹⁵		+25°C	60			60			60			60			dB
DIGITAL OUTPUTS ⁵															
Logic "1" Voltage	1,2,3	Full	-1.1			-1.1			-1.1			1.1			V
Logic "0" Voltage	1,2,3	Full	-1.5			-1.5			-1.5			-1.5			V
POWER SUPPLY															
Supply Current (-5.2V)	1	+25°C	145	175		145	175		145	175		145	175	mA	
	2,3	Full		200			200			200			200	mA	
Nominal Power Dissipation		+25°C	750			750			750			750			mW
Reference Ladder Dissipation		+25°C	50			50			50			50			mW
Power Supply Rejection Ratio ¹⁶	7	+25°C	0.8	1.5		0.8	1.5		0.8	1.5		0.8	1.5	mV/V	
THERMAL RESISTANCE ¹⁷															
Junction to Air, θ _{JA}			63			63			63			63			°C/W
Junction to Case, θ _{JC}			10			10			10			10			°C/W

NOTES

- ¹Military subgroups apply to military qualified devices only.
- ²Measured with $A_{IN} = 0V$ and ENCODE low (sampling mode).
- ³Determined by 3dB reduction in reconstructed output.
- ⁴ $+V_{REF} \cong -V_{REF}$ under all circumstances.
- ⁵Outputs terminated with 100Ω resistors to -2.0V.
- ⁶Measured from ENCODE in to data out.
- ⁷For full-scale step input, 8-bit accuracy is attained in specified time.
- ⁸Recovers to 8-bit accuracy in specified time, after 150% full-scale input overvoltage.
- ⁹Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences.
- ¹⁰ENCODE and $\overline{\text{ENCODE}}$ are differential inputs which must be driven concurrently. ECL inputs within the specified ranges are guaranteed to produce normal switching.

- ¹¹Measured at 125MSPS encode rate.
- ¹²Analog input frequency = 20MHz.
- ¹³Harmonic content below full scale as indicated by the specified value.
- ¹⁴RMS signal to RMS noise, with 1.24MHz analog input signal.
- ¹⁵Input signals 1V p-p @ 1.2MHz and 1V p-p @ 2.3MHz.
- ¹⁶Measured at -5.2V ±5%.
- ¹⁷Specified values for 28-pin side brazed ceramic package. For 28-pin ceramic LCC package, $\theta_{JA} = 80^{\circ}\text{C}/\text{W}$; $\theta_{JC} = 10^{\circ}\text{C}/\text{W}$.
- ¹⁸Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

ABSOLUTE MAXIMUM RATINGS¹⁸


Supply Voltage	-6V
Analog-to-Digital Supply Voltage Differential	0.5V
Analog Input Voltage	-3.5V to +0.5V
Digital Input Voltage	- V_S to 0V
Reference Input Voltage ($+V_{REF} - V_{REF}$) ⁴	-2.1V to 0.1V
Differential Reference Voltage	2.1V
Reference Mid-Point Current	±4mA
ENCODE to $\overline{\text{ENCODE}}$ Differential Voltage	4V
Digital Output Current	20mA
Power Dissipation (+25°C Free Air)	1.50W
Operating Temperature Range	
AD9002AD/BD	-25°C to +85°C
AD9002SD/TD	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+175°C
Lead Soldering Temperature (10sec)	+300°C

EXPLANATION OF GROUP A MILITARY SUBGROUPS

- Subgroup 1 – Static tests at +25°C.
- Subgroup 2 – Static tests at maximum rated temperature.
- Subgroup 3 – Static tests at minimum rated temperature.
- Subgroup 4 – Dynamic tests at +25°C.
- Subgroup 5 – Dynamic tests at maximum rated temperature.
- Subgroup 6 – Dynamic tests at minimum rated temperature.
- Subgroup 7 – Functional tests at +25°C.
- Subgroup 8 – Functional tests at maximum and minimum rated temperatures.
- Subgroup 9 – Switching tests at +25°C.
- Subgroup 10 – Switching tests at maximum rated temperature.
- Subgroup 11 – Switching tests at minimum rated temperature.
- Subgroup 12 – Periodically sample tested.


FUNCTIONAL DESCRIPTION

PIN #	NAME	DESCRIPTION									
1	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together. OVERFLOW INHIBIT controls the data output polarity for overvoltage inputs.									
2	OVERFLOW INH										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">ANALOG INPUT</th> <th style="text-align: center;">OVERFLOW ENABLED ($-5.2V$) OF D₁ D₂ D₃ D₄ D₅ D₆ D₇ D₈</th> <th style="text-align: center;">OVERFLOW INHIBITED (GND) OF D₁ D₂ D₃ D₄ D₅ D₆ D₇ D₈</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">$V_{IN} > +V_{REF}$</td> <td style="text-align: center;">1 0 0 0 0 0 0 0</td> <td style="text-align: center;">0 1 1 1 1 1 1 1</td> </tr> <tr> <td style="text-align: center;">$V_{IN} \leq +V_{REF}$</td> <td style="text-align: center;">0 X X X X X X X</td> <td style="text-align: center;">0 X X X X X X X</td> </tr> </tbody> </table>			ANALOG INPUT	OVERFLOW ENABLED ($-5.2V$) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈	OVERFLOW INHIBITED (GND) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈	$V_{IN} > +V_{REF}$	1 0 0 0 0 0 0 0	0 1 1 1 1 1 1 1	$V_{IN} \leq +V_{REF}$	0 X X X X X X X	0 X X X X X X X
ANALOG INPUT	OVERFLOW ENABLED ($-5.2V$) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈	OVERFLOW INHIBITED (GND) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈									
$V_{IN} > +V_{REF}$	1 0 0 0 0 0 0 0	0 1 1 1 1 1 1 1									
$V_{IN} \leq +V_{REF}$	0 X X X X X X X	0 X X X X X X X									
3	HYSTERESIS	The Hysteresis control voltage varies the comparator hysteresis from 0mV to 10mV, for a change from $-5.2V$ to $-2.2V$ at the Hysteresis control pin.									
4	$+V_{REF}$	The most positive reference voltage for the internal resistor ladder.									
5	ANALOG INPUT	One of two analog input pins. Both Analog input pins should be connected together.									
6	ANALOG GROUND	One of two analog Ground pins. Both analog ground pins should be connected together.									
7	ENCODE	Noninverted input of the differential encode input. This pin is driven in conjunction with ENCODE.									
8	ENCODE	Inverted input of the differential encode input. This pin is driven in conjunction with ENCODE.									
9	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together.									
10	ANALOG INPUT	One of two analog input pins. Both analog inputs should be connected together.									
11	$-V_{REF}$	The most negative reference voltage for the internal resistor ladder.									
12	REF _{MID}	The midpoint tap on the internal resistor ladder.									
13	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together.									
14	DIGITAL $-V_S$	One of two negative digital supply pins (nominally $-5.2V$). Both digital supply pins should be connected together.									
15	D1	Digital data output (LSB).									
16-19	D2-D5	Digital data output.									
20	DIGITAL GROUND	One of four digital ground pins. All digital grounds pins should be connected together.									
21, 22	ANALOG $-V_S$	One of two negative analog supply pins (nominally $-5.2V$). Both analog supply pins should be connected together.									
23	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together.									
24, 25	D6, D7	Digital data output.									
26	D8	Digital data output (MSB).									
27	OVERFLOW	Overflow data output. Logic high indicates an input overvoltage ($V_{IN} > +V_{REF}$) if OVERFLOW INHIBIT is enabled (overflow enabled, $-5.2V$). See OVERFLOW INHIBIT.									
28	DIGITAL $-V_S$	One of two negative digital supply pins (nominally $-5.2V$). Both digital supply pins should be connected together.									



Functional Block Diagram

DIE LAYOUT



3

MECHANICAL INFORMATION


Die Dimensions	106 × 114 × 18 (max) mils
Pad Dimensions	4 × 4 mils
Metalization	10,000Å, Gold
Backing	None
Substrate Potential	-V _S
Passivation	10,000Å, Nitride
Die Attach	Gold Eutectic
Bond Wire	1 mil, Gold
Bonding Method	Gold Ball Bonding

APPLICATION SUGGESTIONS

Designs involving the AD9002, like all high-speed devices, must follow a few fundamental rules to insure optimum performance. Essentially, these design suggestions are meant to avoid many of the problems of high-speed designs, particularly in the frequency range of interest. The first requirement is for a substantial ground plane under the AD9002. Separate ground plane areas for the digital and analog components may be useful, but the separate grounds should be connected together at the AD9002 to avoid "ground loop" currents.

The second area that requires an extra degree of attention involves the three reference inputs, +V_{REF}, REF_{MID}, and -V_{REF}. The +V_{REF} input and the -V_{REF} input require a low impedance driving source. A low drift amplifier should provide very satisfactory results (note that the +V_{REF} input is typically connected to ground). Integral linearity can be improved by adjusting the reference ladder midpoint, REF_{MID}. Whatever reference scheme is employed, the reference inputs should be properly decoupled to ground with 0.1μF capacitors, chip capacitors if possible. The power supply must also be decoupled to ground to improve noise immunity, 0.1μF and 0.01μF chip capacitors are recommended.

TYPICAL APPLICATION CIRCUIT




The analog input signal is brought in through two separate pins on the AD9002. It is very important to drive these two pins symmetrically and with equal length connections. Otherwise, aperture delay errors will degrade converter performance at high frequencies.

The AD9002 has a differential encode input which requires a drive signal for both the ENCODE and $\overline{\text{ENCODE}}$ pins. All levels are fully ECL compatible, and proper ECL terminations should be used to avoid ringing and reflection. The DATA and OVERFLOW outputs are also fully ECL compatible and are able to supply up to 20mA of output current.


The output data is buffered through ECL latches. This means that all output data is delayed by one clock period plus the latch propagation delay before becoming available at the outputs. The encode cycle and the output latch are both triggered on the

rising edge of the encode signal (see system timing diagram). In high-noise environments, additional hysteresis should improve performance, and 0-to-10mV of hysteresis adjustment is possible by varying the voltage at the hysteresis input pin.

SYSTEM TIMING DIAGRAM



AD9002 EVALUATION CIRCUIT



NOTE:
100114 LINE DRIVER OUTPUTS
REQUIRE 510Ω PULL DOWN
RESISTORS TO -5.2V. ALL OTHER
ECL OUTPUTS SHOULD BE
TERMINATED TO -2V WITH
100Ω RESISTORS, UNLESS
OTHERWISE SPECIFIED.


FEATURES

12-Bit Resolution
1MHz Word Rates
T/H and Timing Included
Single 40-Pin DIP

APPLICATIONS

Radar Systems
Digital Oscilloscopes
Test Systems
Analytical Instrumentation
Waveform Analyzers

AD9003 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The AD9003 is a complete 12-bit, 1MHz analog-to-digital converter (ADC) which combines low cost and high performance in a single 40-pin DIP. This unique converter includes track-and-hold (T/H), timing, and encoding functions with a power dissipation of only 2.2 watts.

This remarkable unit is capable of converting analog signals to the Nyquist limit at word rates through 1MHz. Its 1 μ s conversion interval includes acquisition time for the internal T/H, making it a true 1MHz converter.

Proprietary conversion techniques achieve linearity equivalent to the best successive approximation ADC along with subranging conversion speeds. A conversion status signal simplifies transferring output data into system logic. Innovative thick- and thin-film technologies assure excellent performance over temperature without compromising ac characteristics.

The AD9003KM operates at case temperatures from 0 to +70°C; the SM/883B and TM/883B units operate from -25°C to +100°C.

SPECIFICATIONS (typical with nominal supplies, unless otherwise noted)

ABSOLUTE MAXIMUM RATINGS

Supply Voltages

$\pm V_S$	$\pm 18V$
V_{CC}	$-0.5V$ to $+7V$
Analog Input	$\pm 15V$
Digital Inputs	-0.5 to V_{CC}
Maximum Junction Temperature	
Models AD9003SM/TM/883B	$165^\circ C$
Model AD9003KM	$150^\circ C$

Operating Temperature Range (Case)

AD9003KM	0 to $+70^\circ C$
AD9003SM/TM/883B	$-25^\circ C$ to $+100^\circ C$
Storage Temperature	$-65^\circ C$ to $+150^\circ C$
Lead Soldering Temperature (10 sec)	$+300^\circ C$

Parameter ^{1,2} (Conditions)	Sub-Group	Temp.	0 to +70°C Temp. AD9003KM ¹			-25°C to +100°C Temp. AD9003SM/883B ²			-25°C to +100°C Temp. AD9003TM/883B ²			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION				12			12			12		Bits
LSB Weight				0.024			0.024			0.024		%FS
				1.22			1.22			1.22		mV
STATIC ACCURACY												
✓ Gain Error	4	+25°C		± 0.1	± 0.2		± 0.1	± 0.2		± 0.1	± 0.2	%FS
# Gain Error		Full			± 0.46			± 0.6			± 0.6	%FS
✓ Bipolar Offset	4	+25°C		± 5	± 10		± 5	± 10		± 5	± 10	mV
# Bipolar Offset		Full			± 23			± 32			± 32	mV
✓ Unipolar Offset	4	+25°C		± 5	± 10		± 5	± 10		± 5	± 10	mV
# Unipolar Offset		Full			± 23			± 32			± 32	mV
✓ Differential Linearity	4	+25°C		± 0.5	± 1.0		± 0.5	± 1.0		± 0.5	± 1.0	LSB
✓ Differential Linearity	5,6	Full									± 1.0	LSB
✓ Integral Linearity (Best Fit)	4	+25°C		± 0.8	± 1.5		± 0.8	± 1.5		± 0.8	± 1.5	LSB
✓ Integral Linearity (Best Fit)	5,6	Full			± 1.5			± 2.0			± 2.0	LSB
✓ Resolution for Which There are No Missing Codes	5,6	Full		12			12			12		Bits
DYNAMIC CHARACTERISTICS (Conversion Rate = 1MHz) ³												
In-Band Harmonics ⁴												
✓ dc to 100kHz	4	+25°C	74	80		74	80		74	80		dB
✓ dc to 100kHz	5,6	Full	72			72			72			dB
# 100kHz to 500kHz		+25°C		75			75			75		dB
✓ Conversion Time ⁵	4	+25°C		820	850		820	850		820	850	ns
# Effective Aperture Delay Time		+25°C	6	16	27	6	16	27	6	16	27	ns
# Aperture Uncertainty (Jitter)		+25°C		26			26			26		ps, rms
✓ Signal-to-Noise Ratio ⁶	4	+25°C	65	69		65	69		65	69		dB
✓ Signal-to-Noise Ratio ⁶	5,6	Full	65			65			65			dB
# Transient Response ⁷		+25°C		200			200			200		ns
# Overvoltage Recovery Time ⁸		+25°C			1500			1500			1500	ns
# Two-Tone Intermodulation ⁹		+25°C		87			87			87		dB
ANALOG INPUT												
# Voltage Range (Full Scale) ¹⁰		Full		5			5			5		V, p-p
✓ Input Impedance	1	+25°C	950	1000	1050	950	1000	1050	950	1000	1050	Ω
✓ Input Impedance	2,3	Full	950	1000	1050	950	1000	1050	950	1000	1050	Ω
Input Bandwidth												
# Small Signal, -3dB ¹¹		+25°C		10			10			10		MHz
# Large Signal, -3dB ¹²		+25°C		8			8			8		MHz
TEMPERATURE DRIFT												
Offset Temperature Coefficient												
✓ Bipolar	5,6	Full		± 10	± 35		± 10	± 40		± 10	± 40	ppm/°C
✓ Unipolar	5,6	Full		± 10	± 35		± 10	± 40		± 10	± 40	ppm/°C
✓ Gain Temperature Coefficient	5,6	Full		± 15	± 40		± 15	± 40		± 15	± 40	ppm/°C
# Differential Linearity Tempo		Full		± 1.5	± 3.5		± 1.5	± 3.5		± 1.5	± 3.5	ppm/°C
DIGITAL INPUTS												
# Logic Compatibility		Full		TTL			TTL			TTL		
# Logic "1" Voltage		Full	+2.0		V_{CC}	+2.0		V_{CC}	+2.0		V_{CC}	V
# Logic "0" Voltage		Full	-0.5		+0.8	-0.5		+0.8	-0.5		+0.8	V
Encode Command ¹³												
Input Current												
✓ Logic "1"	1,2,3	Full		60			60			60		μA
✓ Logic "0"	1,2,3	Full		-1.2			-1.2			-1.2		mA
# Width ¹⁴		Full	200	750		200	750		200	750		ns
# Frequency		Full	dc	1.0		dc	1.0		dc	1.0		MHz
# Rise/Fall Times		Full		10			10			10		ns

Parameter ^{1,2} (Conditions)	Sub-Group	Temp.	0 to +70°C Temp. AD9003KM ¹			-25°C to +100°C Temp. AD9003SM/883B ²			-25°C to +100°C Temp. AD9003TM/883B ²			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DIGITAL OUTPUTS # Logic Compatibility ✓ Logic "1" Voltage ✓ Logic "0" Voltage # Output Drive Format Coding Unipolar Mode Bipolar Mode	1, 2, 3 1, 2, 3 Full Full	Full Full Full	+2.4	TTL 1 Standard Parallel	+0.4	+2.4	TTL 1 Standard Parallel	+0.4	+2.4	TTL 1 Standard Parallel	+0.4	V V TTL Load
POWER REQUIREMENTS +V _S Voltage ✓ +V _S Current -V _S Voltage ✓ -V _S Current V _{CC} Voltage ✓ V _{CC} Current ✓ Power Dissipation # PSRR ¹⁵	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3	Full Full Full Full Full Full	+14.5 -14.5 +4.75	+15.0 78 -15.0 44 +5.0 75 2.2 45	+15.5 90 -15.5 49 +5.25 200 3.2	+14.5 -14.5 +4.75	+15.0 78 -15.0 44 +5.0 75 2.2 45	+15.5 90 -15.5 49 +5.25 200 3.2	+14.5 -14.5 +4.75	+15.0 78 -15.0 44 +5.0 75 2.2 45	+15.5 90 -15.5 49 +5.25 200 3.2	V mA V mA V mA W dB
THERMAL RESISTANCE Junction to Air, θ _{CA} ¹⁶ Junction to Case, θ _{JC}				19 3		19 3		19 3		19 3		°C/W °C/W
MTBF ¹⁷ Mean Time Between Failures						7.84 × 10 ⁴			7.84 × 10 ⁴			Hours
PACKAGE OPTION ¹⁸ M-40				AD9003KM		AD9003SM/883B		AD9003TM/883B				

3

NOTES

✓ 100% tested (See Notes 1 and 2).

#Specification guaranteed by design; not tested.

¹AD9003KM parameters preceded by a check (✓) are tested at +25°C ambient temperature; performance is guaranteed over the commercial temperature range (0 to +70°C case temperature).

²AD9003SM/883B and TM/883B parameters preceded by a check (✓) are tested at -25°C case, +25°C ambient, and +100°C case temperatures. Both grades are manufactured in full compliance to MIL-STD-883, Rev. C.

³Converting in excess of 1.0MHz is possible; however, acquisition time is reduced, which may increase distortion of high-frequency analog signals.

⁴In-band harmonics are expressed in dB below FS in terms of spurious in-band signals generated at 1MHz encode rate and single tone analog input in range shown.

⁵Measured from leading edge of encode command to trailing (rising) edge of conversion status signal (see Timing Diagram).

⁶RMS signal to rms noise ratio; analog input 1dB below FS @ 100kHz; 1MHz encode rate.

⁷For full-scale step input, 12-bit accuracy attained in specified time.

⁸Recovers to 12-bit accuracy in specified time after 2×FS input overvoltage. (See text and Figure 5 for information on overloads.)

⁹Intermodulation measured in dB below FS at 1MHz encode rate with input frequencies of 75kHz and 105kHz; each 7dB below FS.

¹⁰Voltage Range = ±2.5V or 0V to -5.0V.

¹¹With analog input 40dB below FS.

¹²With FS analog input. (Large-signal BW flat within 0.5dB, dc to 500kHz.)

¹³Transition from "0" to "1" initiates conversion.

¹⁴For 1MHz encode rate. At conversions below 1MHz, max width is conversion period minus 250ns. Optimum linearity at 200 to 250ns widths.

¹⁵Power Supply Rejection Ratio (PSRR) is sensitivity of offset to V_{CC}. This is parameter which is most sensitive to variations in supply voltage.

¹⁶The relationship between the device package and outside environment (θ_{ca}) varies with the application. Value shown is based on measuring case temperature with supply voltages applied to a device installed in a ZIF socket mounted on a standard "EJ" burn-in board.

¹⁷Calculated for SM/TM versions using MIL-HNBK-217; Ground Fixed; +80°C case temperature.

¹⁸See Section 13 for package outline information.

EXPLANATION OF GROUP A MILITARY SUBGROUPS
 Subgroup 1 – Static tests at +25°C.
 (10% PDA calculated against Subgroup 1 for high-rel versions)
 Subgroup 2 – Static tests at maximum rated temperature.
 Subgroup 3 – Static tests at minimum rated temperature.
 Subgroup 4 – Dynamic tests at +25°C.
 Subgroup 5 – Dynamic tests at maximum rated temperature.
 Subgroup 6 – Dynamic tests at minimum rated temperature.
 Subgroup 7 – Functional tests at +25°C.
 Subgroup 8 – Functional tests at maximum and minimum rated temperatures.
 Subgroup 9 – Switching tests at +25°C.
 Subgroup 10 – Switching tests at maximum rated temperature.
 Subgroup 11 – Switching tests at minimum rated temperature.
 Subgroup 12 – Periodically sample tested.

PIN DESIGNATIONS
(As viewed from bottom)

PIN	FUNCTION	PIN	FUNCTION
40	DIGITAL GROUND	1	+5V
39	BIT 1	2	REFERENCE BYPASS ¹
38	BIT 2	3	DIGITAL GROUND
37	BIT 3	4	DIGITAL GROUND
36	BIT 4	5	-15V
35	BIT 5	6	ANALOG INPUT
34	BIT 6	7	DO NOT CONNECT
33	+5V	8	GAIN & OFFSET ADJUST
32	UNIPOLAR OFFSET ²	9	ANALOG GROUND
31	UNIPOLAR OFFSET ^{1,2}	10	ANALOG GROUND
30	+15V	11	ANALOG GROUND
29	BIT 7	12	ANALOG GROUND
28	CORRECTION BIT ³	13	ANALOG GROUND
27	CORRECTION BIT ³	14	ANALOG GROUND
26	BIT 8	15	ANALOG GROUND
25	BIT 9	16	ANALOG GROUND
24	BIT 10	17	+5V
23	BIT 11	18	DIGITAL GROUND
22	BIT 12	19	-15V
21	CONVERSION STATUS	20	ENCODE COMMAND

NOTES

Although Grounds are Designated as Analog or Digital, All Grounds Should Be Connected to a Single Common Low-Impedance Ground Plane for Best Results.

¹Pins 2 and 31 Must Be Bypassed to Ground with 0.1 μ F for Optimum Performance.

²For Unipolar Operation, Connect Pins 31 and 32; for Bipolar Operation, Ground Pin 32 and Connect Pin 31 Only to 0.1 μ F.

³Pins 27 and 28 Must Always Be Strapped Together with No Other Connections.

THEORY OF OPERATION

Refer to the block diagram of the AD9003.

Basically, the design of the unit is based on successive approximation techniques. However, the AD9003 also uses parallel encoding for the most significant bits (MSBs).

When a TTL-compatible Encode Command signal is applied to Pin 20, it causes the internal Timing Generator to generate strobe pulses used for controlling the timing of the various actions within the device.

The encode command causes the track-and-hold (T/H) to switch from a "track" mode to a "hold" mode; switches the 6-bit flash converter to a tracking mode of operation to allow it to reach the held value from the T/H; and resets the SAR. When the flash converter output has been determined, Bits 1 - 6 become inputs to the 12-bit D/A converter.

If the D/A voltage applied to the comparator is greater than the "held" value being applied to the comparator, a correction bit is turned on. If the D/A voltage is less, there is no correction bit and no change in the signal.

At this point, the D/A output voltage and the correction circuit outputs are 12-bit accurate. Standard successive approximation techniques are used to determine Bits 7 - 12; the end result is a

12-bit parallel output from the AD9003 A/D Converter.

The overall linearity of the AD9003 is independent of the flash converter, which materially enhances the performance of the unit. In addition, the architecture used in the converter makes it less sensitive to nonlinearities caused by D/A and/or comparator settling.

Performance of the AD9003 is equivalent to that of an ultrahigh-speed SAR type of design. But the design techniques which are used relieve the stringent comparator/DAC settling requirements usually associated with SAR designs. Instead, the AD9003 reaps the benefits of combining the best characteristics of flash converters and SARs while avoiding the penalties which are inherent in each individually.

Refer to Figure 1, the timing diagram for the AD9003. In this illustration, spacing between encode commands is shown as it would be for a 1MHz word rate, i.e., 1000ns. The width of the encode pulse is at its minimum value of 200ns.

The period of data validity associated with each encode command appears, in the figure, to be relatively short. Remember, however, each encode command generates the necessary switching to perform the digitizing function, and causes the output data to begin changing.




Figure 1. AD9003 Timing Diagram

In Figure 1, the timing is based on a maximum encode rate, with minimum spacing between encode commands. At lower conversion rates, this spacing would be lengthened correspondingly and the interval when data are valid would become longer.

Internal timing within the AD9003 typically requires 770ns to accomplish the necessary switching and processing of the analog input "frozen" by the encode command. Since the AD9003 is a true 1MHz converter, this leaves 230ns for the T/H to re-establish full accuracy when it returns to the "track" mode at the completion of the digitizing period.

This addition of the required 770ns and the 230ns accuracy increment shows up as a total of 1,000ns minimum between encode commands in Figure 1; any shorter interval will detract from the overall performance of the unit. Higher encode rates, i.e., shorter intervals between encode commands, are possible; but they may cause distortion on high-frequency analog signals because the T/H will not be fully settled when it is switched to the "hold" mode.

SETTING GAIN AND OFFSET

Varying gain and offset for the AD9003 enhances performance of the unit and increases its flexibility in applications. One suggested method of obtaining approximately 5% variation in each is shown in Figure 2.

The AD9003 can be operated in a unipolar mode or a bipolar mode; strap options and adjustments of the external controls shown in Figure 2 determine which is used. When calibrating for either mode, apply an encode command at the word rate frequency of the system to Pin 20.

Connect a precision voltage source between the ANALOG INPUT connection shown in Figure 2 and ground. Set its output for the voltage shown in Table I as being equal to $-FS + 1/2LSB$ for the input range to be used ($-0.6mV$ for unipolar operation and $+2.4994V$ for bipolar operation if using the full-scale 5V input range of the AD9003).

Adjust the OFFSET control for a digital output which "dithers" between 0000 0000 0000 and 0000 0000 0001.




Figure 2. AD9003 Gain and Offset

To set gain, readjust the output of the voltage reference source to the value shown in Table I as being equal to $+FS - 1/2LSB$ for the input range to be used ($-4.9982V$ for unipolar operation; $-2.4982V$ for bipolar operation with the full-scale $5V$ range).

Adjust the GAIN control for a digital output which "dithers" between 1111 1111 1110 and 1111 1111 1111.

Figures 3 and 4 provide additional information about the switching points of the LSB when adjusting for either unipolar or bipolar operation using the full-scale $5V$ input.

AD9003 DRIVER CIRCUIT WITH CLAMP

The choice of the driver amplifier for an A/D can have significant effect on the performance of the converter. The ADI AD9610

Op Amp is the recommended choice for operation with the AD9003. This amplifier has extremely fast settling time and low distortion; these are especially important as the selected word rate frequency approaches the Nyquist limit.

In some applications, the analog input signals to be digitized may be outside the $5V$ range of the AD9003 converter, which can detract from the performance of the device by driving it into saturation.

At input frequencies greater than $50kHz$, overloads larger than approximately 25% will saturate the front-end circuits of the internal track-and-hold. When the overload is removed, the T/H may cause erroneous codes to be generated at the output. Figure 5 shows a suggested circuit to avoid this.

For UNIPOLAR Input	Apply Reference	And Adjust	For "Dither" Between	For BIPOLAR Input	Apply Reference	And Adjust	For "Dither" Between
0 to $-5V$	$-0.6mV$	OFFSET	0000 0000 0000 and 0000 0000 0001	$\pm 2.5V$	$+2.4994V$	OFFSET	0000 0000 0000 and 0000 0000 0001
0 to $-5V$	$-4.9982V$	GAIN	1111 1111 1110 and 1111 1111 1111	$\pm 2.5V$	$-2.4982V$	GAIN	1111 1111 1110 and 1111 1111 1111

Table I.




Figure 3. AD9003 Unipolar Adjustment




Figure 4. AD9003 Bipolar Adjustment

In this diagram, the value of the feed forward resistor R_{FF} is calculated on the basis of the equation:

$$R_{FF} = |\text{Desired Full-Scale Bipolar Voltage}| \times 500$$

The circuit eliminates saturating the internal T/H of the AD9003. Using an Analog Devices AD9610 ahead of the converter allows $\pm 3x$ overdrives before the amplifier goes into saturation. Even in those instances in which the input signal exceeds the $\pm 3x$ limit, the AD9610 comes out of saturation much more quickly than the input circuits of the converter would under the same circumstances.

Bipolar inputs to the AD9003 are held to a maximum of $\pm 2.5V$ by the clamp circuits made up of 1N2810 Schottky diodes. The Analog Devices AD744 amplifiers and their associated circuits are for the purpose of clamping the Schottky diodes at the desired maximum input levels. As shown, +CLAMP ADJUST and -CLAMP ADJUST are


-CLAMP ADJUST are set for +2.530V and -2.530V respectively.

These adjustment values take into account the gain and offset tolerances of the AD9003. If resistors with low temperature coefficients are selected, the clamp circuit will operate over the entire temperature range of the converter.

The bipolar circuit in Figure 5 can also be used for unipolar operation of the A/D with only minor changes. For this mode, the upper op amp (AD744 #1) and its associated reference circuits are removed; the upper 1N2810 clamp is connected, instead, to ground.

With these changes, the unipolar full-scale overdrive limit is 1.5x rather than the 3x of the bipolar connections; but this will prevent saturating the front end circuits of the AD9003. The value of R_{FF} in the unipolar circuit is based on:

$$R_{FF} = |\text{Desired Full-Scale Unipolar Voltage}| \times 250$$



$$R_{FF} = |\text{DESIRED FULL-SCALE BIPOLAR VOLTAGE}| \times 500$$

Figure 5. AD9003 Driver Circuit with Clamp

SUGGESTED LAYOUT

To obtain optimum performance from systems using the AD9003 or any other high-speed component, the user must exercise care in laying out the circuit. It is critical to use the shortest possible lead lengths and circuit runs. Construct the circuit on a large, low-impedance ground plane containing the maximum possible amount of copper dedicated as ground surface.

The AD9003 also requires the use of bypass capacitors on the power supplies; these should be connected as closely as possible to the supply pins. A suggested layout for the AD9003 when it is mounted on a printed circuit board is shown in Figure 6.

ORDERING INFORMATION

For operating case temperatures from 0 to +70°C, order part number AD9003KM. Two models are available with military processing and operation at case temperatures between -25°C and +100°C. With the exception of differential linearity, the electrical specifications on these devices are the same. The AD9003SM/883B guarantees no missing codes over temperature; the AD9003TM/883B is screened for differential nonlinearity of ± 1 LSB maximum.

Both the commercial temperature and extended temperature versions are packaged in 40-pin metal can DIPs.




Figure 6. AD9003 Suggested Layout
 (As Viewed from Bottom - Not to Scale)

AD9012

FEATURES

- 100MSPS Encode Rate
- Very Low Input Capacitance – 16pF
- Low Power – 1W
- TTL Compatible Outputs

APPLICATIONS

- Radar Guidance
- Digital Oscilloscopes/ATE Equipment
- Laser/Radar Warning Receivers
- Digital Radio
- Electronic Warfare (ECM, ECCM, ESM)
- Communication/Signal Intelligence


GENERAL DESCRIPTION

The AD9012 is an 8-bit, ultrahigh-speed, analog-to-digital converter. The AD9012 is fabricated in an advanced bipolar process, which allows operation at sampling rates in excess of 100 megasamples/second. Functionally, the AD9012 is comprised of 256 parallel comparator stages whose outputs are decoded to drive the TTL compatible output latches.


The exceptionally wide large signal analog input bandwidth of 180MHz is due to an innovative comparator design and very close attention to device layout considerations. The wide input bandwidth of the AD9012 allows very accurate acquisition of high-speed pulse inputs without an external track-and-hold. The comparator output decoding scheme minimizes false codes, which is critical to high-speed linearity.

The AD9012 is available in two grades, one with 0.5LSB linearity and one with 0.75LSB linearity. Both versions will be offered as an industrial temperature range device, -25°C to +85°C, and


AD9012 FUNCTIONAL BLOCK DIAGRAM



as an extended temperature device, -55°C to +125°C. The industrial versions are packaged in the 28-pin DIP, and the military versions will be available in both ceramic DIP and ceramic 28-pin LCC packages.



PIN DESIGNATIONS



SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS¹

Positive Supply Voltage (+V _S) +6V	Digital Output Current 30mA
Negative Supply Voltage (-V _S) -6V	Power Dissipation (+25°C Free Air) ³ 1.50W
Analog Input Voltage -2.1V to +0.5V	Operating Temperature Range	
ENCODE Input Voltage 0V to +5V	AD9012AQ/BQ -25°C to +85°C
OVERFLOW INH Input Voltage 0V to -5.2V	AD9012SE/SQ/TE/TQ -55°C to +125°C
Reference Input Voltage (+V _{REF} - V _{REF}) ² -3.5V to +0.1V	Storage Temperature Range -65°C to +150°C
Differential Reference Voltage 2.1V	Junction Temperature +175°C
Reference Midpoint Current ±4mA	Lead Soldering Temperature (10sec) +300°C

Electrical Characteristics (+V_S = 5.0V; -V_S = -5.2V; Differential Reference Voltage = 2.0V, unless otherwise stated)

Parameter	Mil ⁴ Sub Group	Temp	Industrial Temperature Range -25°C to +85°C			Extended Temperature Range -55°C to +125°C			Units						
			AD9012AQ			AD9012BQ				AD9012SE/SQ			AD9012TE/TQ		
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			8			8			8			8			Bits
DC ACCURACY															
Differential Linearity	7	+25°C		0.6	0.75		0.4	0.5		0.6	0.75		0.4	0.5	LSB
	8	Full			1.0			0.75						0.75	LSB
Integral Linearity	7	+25°C		0.6	1.0		0.4	0.5		0.6	1.0		0.4	0.5	LSB
	8	Full			1.2			1.2			1.2			1.2	LSB
No Missing Codes	7, 8	Full	GUARANTEED			GUARANTEED			GUARANTEED			GUARANTEED			
INITIAL OFFSET ERROR															
Top of Reference Ladder	7	+25°C			5			5			5			5	mV
	8	Full			7.5			7.5			7.5			7.5	mV
Bottom of Reference Ladder	7	+25°C			10			10			10			10	mV
	8	Full			12			12			12			12	mV
Offset Drift Coefficient		Full			25			25			25			25	μV/°C
ANALOG INPUT															
Input Voltage Range	1, 2, 3	Full	-2.1; 0.1			-2.1; 0.1			-2.1; 0.1			-2.1; 0.1			V
Input Bias Current ⁵	1	+25°C		60	100		60	100		60	100		60	100	μA
	2, 3	Full			200			200			200			200	μA
Input Resistance	1	+25°C	150	200		150	200		150	200		150	200		kΩ
Input Capacitance	12	+25°C		16	18		16	18		16	18		16	18	pF
Large Signal Bandwidth ⁶		+25°C			180			180			180			180	MHz
REFERENCE INPUT															
Positive Reference Voltage ²		Full		0.0			0.0			0.0			0.0		V
Negative Reference Voltage ²		Full			-2.0			-2.0			-2.0			-2.0	V
Reference Ladder Resistance	1	+25°C	64	90	110	64	90	110	64	90	110	64	90	110	Ω
Ladder Temperature Coefficient		Full		0.25			0.25			0.25			0.25		Ω/°C
Reference Input Bandwidth		+25°C			10			10			10			10	MHz
DYNAMIC PERFORMANCE															
Conversion Rate	4	+25°C	75	100		75	100		75	100		75	100		MHz
Conversion Time (+1 Clock)	4	+25°C		10	13.3		10	13.3		10	13.3		10	13.3	ns
Aperture Delay		+25°C		3.8			3.8			3.8			3.8		ns
Aperture Uncertainty (Jitter)		+25°C		15			15			15			15		ps
Output Delay (t _{PD}) ^{7,8}	9	+25°C	5.5	12	15	5.5	12	15	5.5	12	15	5.5	12	15	ns
Transient Response ⁹		+25°C		8			8			8			8		ns
Overvoltage Recovery Time ¹⁰		+25°C		8			8			8			8		ns
Rise Time ⁷	9	+25°C		6.6	8.0		6.6	8.0		6.6	8.0		6.6	8.0	ns
Fall Time ⁷	9	+25°C		13	16.5		13	16.5		13	16.5		13	16.5	ns
Output Time Skew ^{7,11}		+25°C		9.5			9.5			9.5			9.5		ns
ENCODE INPUT															
Logic "1" Voltage	7, 8	Full	2.0			2.0			2.0			2.0			V
Logic "0" Voltage	7, 8	Full		0.8			0.8			0.8			0.8		V
Logic "1" Current	7, 8	Full		250			250			250			250		μA
Logic "0" Current	7, 8	Full		220			220			220			220		μA
Input Capacitance		+25°C		2.5	4.0		2.5	4.0		2.5	4.0		2.5	4.0	pF
Encode Pulse Width (Sample) ¹²	4	+25°C	2.5			2.5			2.5			2.5			ns
Encode Pulse Width (Hold) ¹²	4	+25°C	2.5			2.5			2.5			2.5			ns
OVERFLOW INHIBIT INPUT															
0V Input Current	1, 2, 3	Full		200	250		200	250		200	250		200	250	μA
ACLINERITY¹³															
Effective Bits ¹⁴		+25°C		7.5			7.5			7.5			7.5		Bits
In-Band Harmonics															
dc to 1.23MHz		+25°C	50	54		50	54		50	54		50	54		dBc
dc to 9.3MHz		+25°C	45	49		45	49		45	49		45	49		dBc
dc to 19.3MHz		+25°C	41	45		41	45		41	45		41	45		dBc
Signal-to-Noise Ratio ¹⁵	12	+25°C	46	47		46	47		46	47		46	47		dB
Noise Power Ratio NPR		+25°C		37			37			37			37		dB
DIGITAL OUTPUTS⁷															
Logic "1" Voltage	1, 2, 3	Full	2.4			2.4			2.4			2.4			V
Logic "0" Voltage	1, 2, 3	Full		0.4			0.4			0.4			0.4		V

Parameter	Mil ¹ Sub Group	Temp	Industrial Temperature Range -25°C to +85°C						Extended Temperature Range -55°C to +125°C						Units
			AD9012AQ			AD9012BQ			AD9012SE/SQ			AD9012TE/TQ			
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
POWER SUPPLY¹⁶															
Power Supply Current (+5.0V)	1	+25°C		33	37.5		33	37.5		33	37.5		33	37.5	mA
	2,3	Full			38.5			38.5			38.5			38.5	mA
Negative Supply Current (-5.2V)	1	+25°C		152	179		152	179		152	179		152	179	mA
	2,3	Full			191			191			191			191	mA
Nominal Power Dissipation		+25°C		955			955			955			955		mW
Reference Ladder Dissipation		+25°C		44			44			44			44		mW
Power Supply Rejection Ratio ¹⁷	7	+25°C		0.85	2.5		0.85	2.5		0.85	2.5		0.85	2.5	mV/V

NOTES

¹Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²+V_{REF} ≅ -V_{REF} under all circumstances.

³Typical thermal impedances . . .

28-pin ceramic θ_{JA} = 60°C/W; θ_{JC} = 10°C/W

28-pin LCC θ_{JA} = 80°C/W; θ_{JC} = 10°C/W

⁴Military subgroups apply to military qualified devices only.

⁵Measured with AIN = 0V.

⁶Determined by 3dB reduction in reconstructed output. For under-sampled applications only; not meant to imply Nyquist operation.

⁷Outputs terminated with two equivalent 75Ω type loads. (See load circuit.)

⁸Measured from ENCODE into data out for LSB only.

⁹For full-scale step input, 8-bit accuracy is attained in specified time.

¹⁰Recovers to 8-bit accuracy in specified time, after 150% full-scale input overvoltage.

¹¹Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences.

¹²ENCODE signal rise/fall times should be less than 30ns for normal operation.

¹³Measured at 75MSPS encode rate.

¹⁴Analog input frequency = 1.23MHz.

¹⁵RMS signal to RMS noise, with 1.23MHz analog input signal.

¹⁶Supplies should remain stable within ±5% for normal operation.

¹⁷Measured at -5.2V ±5% and +5.0V ±5%.

Specifications subject to change without notice.

3

EXPLANATION OF GROUP A MILITARY SUBGROUPS

Subgroup 1 - Static tests at +25°C.

Subgroup 2 - Static tests at maximum rated operating temperature.

Subgroup 3 - Static tests at minimum rated operating temperature.

Subgroup 4 - Dynamic tests at +25°C.

Subgroup 5 - Dynamic tests at maximum rated operating temperature.

Subgroup 6 - Dynamic tests at minimum rated operating temperature.

Subgroup 7 - Functional tests at +25°C.

Subgroup 8 - Functional tests at maximum and minimum rated operating temperatures.

Subgroup 9 - Switching tests at +25°C.

Subgroup 10 - Switching tests at maximum rated operating temperature.

Subgroup 11 - Switching tests at minimum rated operating temperature.


Subgroup 12 - Periodically sample tested.

ORDERING INFORMATION

Device	Linearity	Temperature Range	Description	Package Options*
AD9012AQ	0.75LSB	-25°C to +85°C	28-Pin DIP, Industrial Temperature	Q-28
AD9012BQ	0.5LSB	-25°C to +85°C	28-Pin DIP, Industrial Temperature	Q-28
AD9012SE	0.75LSB	-55°C to +125°C	28-Pin LCC, Extended Temperature	E-28A
AD9012SQ	0.75LSB	-55°C to +125°C	28-Pin DIP, Extended Temperature	Q-28
AD9012TE	0.5LSB	-55°C to +125°C	28-Pin LCC, Extended Temperature	E-28A
AD9012TQ	0.5LSB	-55°C to +125°C	28-Pin DIP, Extended Temperature	Q-28

*See Section 13 for package outline information.

LOAD CIRCUIT




FUNCTIONAL DESCRIPTION



Pin #	Name	Description
1	DIGITAL +V _S	One of three positive digital supply pins (nominally +5.0V).
2	OVERFLOW INH	OVERFLOW INHIBIT controls the data output coding for overvoltage inputs ($V_{IN} \geq +V_{REF}$).

ANALOG INPUT	OVERFLOW ENABLED (FLOATING)								OVERFLOW INHIBITED (GND)									
	OF	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	OF	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈
$V_{IN} \geq +V_{REF}$	1	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
$V_{IN} < +V_{REF}$	0	X	X	X	X	X	X	X	X	0	X	X	X	X	X	X	X	X


3	HYSTERESIS	The Hysteresis control voltage varies the comparator hysteresis from 0mV to 10mV, for a change from -5.2V to -2.2V at the Hysteresis control pin.
4	+V _{REF}	The most positive reference voltage for the internal resistor ladder.
5	ANALOG INPUT	One of two analog input pins. Both analog input pins should be connected together.
6	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together.
7	ENCODE	TTL level encode command input. ENCODE is leading edge sensitive.
8	Digital +V _S	One of three positive digital supply pins (nominally +5.0V).
9	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together.
10	ANALOG INPUT	One of two analog input pins. Both analog inputs should be connected together.
11	-V _{REF}	The most negative reference voltage for the internal resistor ladder.
12	REF _{MID}	The midpoint tap on the internal resistor ladder.
13	DIGITAL +V _S	One of three positive digital supply pins (nominally +5.0V)
14	DIGITAL -V _S	One of two negative digital supply pins (nominally -5.2V). Both digital supply pins should be connected together.
15	D ₁ (LSB)	Digital data output. D ₁ (LSB) is the least significant bit of the digital output word.
16-19	D ₂ -D ₅	Digital data output.
20	DIGITAL GROUND	One of two digital ground pins. Both digital grounds pins should be connected together.
21, 22	ANALOG -V _S	One of two negative analog supply pins (nominally -5.2V). Both analog supply pins should be connected together.
23	DIGITAL GROUND	One of two digital ground pins. Both digital ground pins should be connected together.
24, 25	D ₆ , D ₇	Digital data output.
26	D ₈ (MSB)	Digital data output D ₈ (MSB) is the most significant bit of the digital output word.
27	OVERFLOW	Overflow data output. Logic HIGH indicates an input overvoltage ($V_{IN} > +V_{REF}$), if OVERFLOW INHIBIT is enabled (overflow enabled, floating). See OVERFLOW INHIBIT.
28	DIGITAL -V _S	One of two negative digital supply pins (nominally -5.2V). Both digital supply pins should be connected together.




Functional Block Diagram




System Timing Diagram




Input/Output Circuits



Dynamic Performance



Burn-In Diagram



Die Dimensions 106 × 114 × 16 (±2) mils
 Pad Dimensions 4 × 4 mils
 Metalization Gold
 Backing None
 Substrate Potential -V_S
 Passivation Nitride
 Die Attach Gold Eutectic
 Bond Wire 1.25 mil Aluminum; Ultrasonic Bonding
 1 mil Gold; Gold Ball Bonding

Die Layout and Mechanical Information

APPLICATION INFORMATION

The AD9012 is compatible with all standard TTL logic families, including '00, 'LS00, 'S00, 'C00, and 'HC00. However, to operate at the highest encode rates, the supporting logic around the AD9012 will need to be equally fast. Two possible choices are the 'AS00, and the 'ALS00 families. Whichever of the TTL logic families is used, special care must be exercised to keep digital switching noise away from the analog circuits around the AD9012. The two most critical items are the digital supply lines and the digital ground return.

The input capacitance of the AD9012 is an exceptionally low 16pF. This allows the use of a wide range of input amplifiers, both hybrid and monolithic. To take full advantage of the 180MHz+ input bandwidth of the AD9012, a hybrid amplifier like the AD9610/AD9611 will be required. For those applications that do not require the full input bandwidth of the AD9012, some of the more traditional monolithic amplifiers, like the AD846, should work very well. Overall performance with monolithic amplifiers can be improved by inserting a 10 Ω resistor in series with the amplifier output.

The output data is buffered through the TTL compatible output latches. All data is delayed by one clock cycle, in addition to the latch propagation delay (t_{PD}), before becoming available at the outputs. Both the analog-to-digital conversion cycle and the data transfer to the output latches, are triggered on the rising edge of the TTL compatible ENCODE signal (see timing diagram).

The AD9012 also incorporates a HYSTERESIS control pin which provides from 0 to 10mV of additional hysteresis in the comparator input stages. Adjustments in the HYSTERESIS control voltage may help to improve noise immunity and overall performance in harsh environments.

The OVERFLOW INHIBIT pin of the AD9012 determines how the converter handles overrange inputs ($A_{IN} \geq +V_{REF}$). In the "enabled" state (floating at -5.2V), the OVERFLOW output will be at logic HIGH and all other outputs will be at logic LOW for overrange inputs (return-to-zero operation). In the "inhibited" state (tied to ground), the OVERFLOW output will be at logic LOW for overrange inputs, and all other digital outputs will be at logic HIGH (nonreturn-to-zero operation).

The AD9012 provides outstanding error rate performance. Gross error codes occur less than once in every 10¹² conversion cycles. This is due to tight control of comparator offset matching and a fault tolerant decoding stage. Additional improvements in error rate are possible through the addition of hysteresis (see HYSTERESIS control pin). This level of performance is extremely important in fault sensitive applications like digital radio (QAM).

Dramatic improvements in comparator design and construction give the AD9012 excellent dynamic characteristics, namely SNR (signal-to-noise ratio). The 180MHz input bandwidth and low error rate performance give the AD9012 an SNR of 47dB with a 1.23MHz input. High SNR performance is particularly important in broadcast video applications where signals may pass through the converter several times before the processing is complete. Pulse signature analysis, commonly performed in advanced radar receivers, is another area that is especially dependent on high quality dynamic performance.

LAYOUT SUGGESTIONS


Designs using the AD9012, like all high-speed devices, must follow a few basic layout rules to insure optimum performance. Essentially, these guidelines are meant to avoid many of the problems associated with high-speed designs. The first requirement is for a substantial ground plane around and under the AD9012. Separate ground plane areas for the digital and analog components may be useful, but the separate grounds should be connected together at the AD9012 to avoid the effects of "ground loop" currents.

The second area that requires an extra degree of attention involves the three reference inputs, + V_{REF} , REF_{MID} , and - V_{REF} . The + V_{REF} input and the - V_{REF} input should both be driven from a low impedance source (note that the + V_{REF} input is typically tied to analog ground). A low drift amplifier should provide satisfactory results, even over an extended temperature range. Adjustments at the REF_{MID} input may be useful in improving the integral linearity by correcting any reference ladder skews.


The reference inputs should be adequately decoupled to ground through 0.1 μ F chip capacitors to limit the effects of system noise on conversion accuracy. The power supply pins must also be decoupled to ground to improve noise immunity; 0.1 μ F and 0.01 μ F chip capacitors should be very effective.

The analog input signal is brought into the AD9012 through two separate input pins. It is very important that the two input pins be driven symmetrically with equal length electrical connections. Otherwise, aperture delay errors may degrade converter performance at high frequencies.

3



Typical AD9012 Application



AD9012 Evaluation Circuit

AD9502


FEATURES

8-Bit Gray Scale Resolution
Screen Resolution to 512 × 512
Phase-Locked Pixel Clock
TTL Compatible

APPLICATIONS

Machine Vision Systems
Automatic Inspection
Image Processing

AD9502 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The Analog Devices' AD9502 is a video digitizer which converts RS-170, NTSC, or PAL camera signals directly into 8-bit digital information and control signals.

All of the analog preprocessing functions needed to move from the analog world of cameras to the digital world of signal processing are contained in this single hybrid component.

Included are a video amplifier with dc restoration, sync detector and separator, phase-locked pixel clock oscillator, and an 8-bit analog-to-digital converter. The AD9502 is also extremely adaptable by virtue of providing for ± 3 dB gain control and offset variations of 0 to 10 IRE units. These latter characteristics increase the flexibility of the device by making it useable over a wide range of input signal amplitudes and set up level outputs from various types of cameras.

A pixel clock synchronized to the sync portion of the composite signal is generated by the phase-locked oscillator and the sync

detector/separator circuit. Depending on model number, the nominal frequency of this clock is 7.31MHz, 9.83MHz, or 12.85MHz. These frequencies correspond to 512 pixels per line or 384 pixels per line, and aspect ratios of 4:3 or 1:1.

In addition to the pixel clock, AD9502 control signals also include horizontal and vertical sync pulses. This combination of outputs allows the user to manage frame memory efficiently; output data can be precisely located for optimum support of complex digital signal processing algorithms.

Six models of the AD9502 are available; all units operate over case temperature ranges of -25°C to $+85^{\circ}\text{C}$. Models AD9502AM, AD9502BM, and AD9502CM with pixel clock frequencies of 7.31MHz, 9.83MHz, and 12.85MHz, respectively, are tested at $+25^{\circ}\text{C}$. Models AD9502AMB, AD9502BMB, and AD9502CMB, with the same clock frequencies, are tested at temperatures from -25°C to $+85^{\circ}\text{C}$. During their manufacturing, these latter units also receive additional high-reliability processing.

SPECIFICATIONS (typical @ +25°C with nominal supplies, unless otherwise noted)

Parameter ^{1,2}	Sub Group	Temp	-25°C to +85°C AD9502AM/BM/CM ¹			-25°C to +85°C AD9502AMB/BMB/CMB ²			Units
			Min	Typ	Max	Min	Typ	Max	
RESOLUTION (GS = Gray Scale) (FS = Full Scale)				8 0.4			8 0.4		Bits % GS
# LSB WEIGHT ³				8.4 0.39			8.4 0.39		mV IRE Units
ACCURACY									
✓ Integral Linearity	4	+25°C		±1.0	±2.5		±1.0	±2.5	% FS
	5, 6	Full		±1.5	±3.0		±1.5	±3.0	% FS
✓ Differential Linearity ⁴	4	+25°C		±2	±3.0		±2	±3.0	LSB
	5, 6	Full		±2	±3.0		±2	±3.0	LSB
✓ Initial Offset ⁵	4	+25°C		±50	±200		±50	±200	mV
# Offset vs. Temperature		Full		±250			±250		μV/°C
✓ Gain ⁶	4	+25°C	1.91	2.8	4	1.91	2.8	4	V/V
# Gain vs. Temperature ⁷		Full		±250			±250		ppm/°C
DYNAMIC CHARACTERISTICS									
Output Data Rate (Pixel Clock) ⁸									
✓ AD9502AM/AMB	9, 10, 11	Full		7.31			7.31		MHz
✓ AD9502BM/BMB	9, 10, 11	Full		9.83			9.83		MHz
✓ AD9502CM/CMB	9, 10, 11	Full		12.85			12.85		MHz
# Sampling Jitter		+25°C		1	5		1	5	ns, rms
# Digital Output Delay		+25°C		30	50		30	50	ns
✓ Horizontal Sync Delay	9	+25°C	-0.4	0.3	0.7	-0.4	0.3	0.7	μs
✓ Horizontal Sync Delay	10, 11	Full	-0.4	0.3	0.7	-0.4	0.3	0.7	μs
✓ Horizontal Sync Width	9	+25°C	4.5	4.8	5.4	4.5	4.8	5.4	μs
✓ Horizontal Sync Width	10, 11	Full	4.5	4.8	5.4	4.5	4.8	5.4	μs
✓ Vertical Sync Delay	9	+25°C	5.5	6.0	6.7	5.6	6.0	6.7	μs
✓ Vertical Sync Delay	10, 11	Full	5.5	6.0	6.7	5.6	6.0	6.7	μs
✓ Sample Delay	9	+25°C	7.9	9.0	9.4	7.9	9.0	9.4	μs
✓ Sample Delay	10, 11	Full	7.9	9.0	9.4	7.9	9.0	9.4	μs
VIDEO INPUT									
Signal Type				RS-170			RS-170		
✓ Impedance	1	+25°C	67	75	83	67	75	83	Ω
✓ Impedance	2, 3	Full	67	75	83	67	75	83	Ω
Input level for rated performance									
# Amplitude		+25°C	0.71	1.0	1.41	0.71	1.0	1.41	V p-p
# Amplitude		Full	0.71	1.0	1.41	0.71	1.0	1.41	V p-p
# Dynamic Range (back porch ref. to ground)		25°C	-0.83		+1.5	-0.83		+1.5	V
# Dynamic Range		Full	-0.83		+1.5	-0.83		+1.5	V
# Bandwidth (3dB)		+25°C	5	7.5		5	7.5		MHz
# Bandwidth (3dB)		Full	5	7.5		5	7.5		MHz
AUXILIARY SYNC INPUT ⁹									
Comparator (Pin 10)									
Width			1		6	1		6	μs
Frequency ⁸				15.75			15.75		kHz
# Loading				<1			<1		TTL Load
Input Current									
✓ I _{IN} High (V _{IN} = 2.75V)	1	+25°C			50			50	μA
✓ I _{IN} Low (V _{IN} = 2.3V)	1	+25°C			50			50	μA
✓ Logic Level "1"	1	+25°C	+2.75			+2.75			V
✓ Logic Level "0"	1	+25°C			+2.3			+2.3	V
✓ I _{IN} High (V _{IN} = 2.75V)	2, 3	Full			50			50	μA
✓ I _{IN} Low (V _{IN} = 2.3V)	2, 3	Full			50			50	μA
✓ Logic Level "1"	2, 3	Full	+2.75			+2.75			V
✓ Logic Level "0"	2, 3	Full			+2.3			+2.3	V

Parameter ^{1,2}	Sub Group	Temp	-25°C to +85°C			-25°C to +85°C			Units
			AD9502AM/BM/CM ¹			AD9502AMB/BMB/CMB ²			
			Min	Typ	Max	Min	Typ	Max	
AUXILIARY SYNCH INPUT⁹ (Cont.)									
Comparator Enable (Pin 6)									
# Loading				<1		<1			TTL Load
Input Current									
√ I _{IN} Low (V _{IN} = 0.0V)	1	+25°C			±400			±400	μA
√ I _{IN} High (V _{IN} = 5.0V)	1	+25°C			±400			±400	μA
√ Logic Level "1"	1	+25°C	+3.15			+3.15			V
√ Logic Level "0"	1	+25°C			+1.2			+1.2	V
√ I _{IN} High (V _{IN} = 0V)	2, 3	Full			±400			±400	μA
√ I _{IN} Low (V _{IN} = 5.0V)	2, 3	Full			±400			±400	μA
√ Logic Level "1"	2, 3	Full	+3.15			+3.15			V
√ Logic Level "0"	2, 3	Full			+0.9			+0.9	V
DIGITAL OUTPUTS									
Coding ¹⁰				Comp. Binary (CBN)		Comp. Binary (CBN)			
Logic Compatibility				TTL		TTL			
√ Logic Level "1"	1	+25°C	+2.4			+2.4			V
√ Logic Level "0"	1	+25°C			+0.5		+0.5		V
√ Logic Level "1"	2, 3	Full	+2.4			+2.4			V
√ Logic Level "0"	2, 3	Full			+0.5		+0.5		V
√ Drive	1	+25°C	≥2			≥2			TTL Loads
√ Drive	2, 3	Full	≥2			≥2			TTL Loads
# Time Skew		+25°C		10		10			ns
# Time Skew		Full		10		10			ns
POWER REQUIREMENTS									
√ +V _S (+12 to +15V dc)	1	+25°C		50	75		50	75	mA
√ -V _S (-12 to -15V dc)	1	+25°C		30	45		30	45	mA
√ +V _{CC} (+5V dc ±5%)	1	+25°C		110	150		110	150	mA
√ Power Dissipation	1	+25°C		1.75	2.55		1.75	2.55	W
√ +V _S (+12 to +15V dc)	2, 3	Full		50	75		50	75	mA
√ -V _S (-12 to -15V dc)	2, 3	Full		30	45		30	45	mA
√ V _{CC} (+5V dc ±5%)	2, 3	Full		110	150		110	150	mA
√ Power Dissipation	2, 3	Full		1.75	2.55		1.75	2.55	W
THERMAL RESISTANCE									
# Junction to Air (θ _{JA})				18			18		°C/W
# Junction to Case (θ _{JC})				4			4		°C/W
PACKAGE OPTION¹¹									
M-40				AD9502AM		AD9502AMB			
				AD9502BM		AD9502BMB			
				AD9502CM		AD9502CMB			

NOTES

- √ 100% tested (see Notes 1 and 2).
- # Specification guaranteed by design; not tested.
- ¹AD9502AM/BM/CM specifications preceded by a check (√) are tested at +25°C ambient temperature; performance is guaranteed over case temperature range of -25°C to 85°C.
- ²AD9502AMB/BMB/CMB specifications preceded by a check (√) are tested at -25°C case, +25°C ambient, and +85°C case temperatures unless otherwise indicated (See Explanation of Group A Military Subgroups).
- ³Internal ADC reference = 2.15V = 100 IRE units.
- ⁴Specifications shown guaranteed over temperature on AD9502AMB/BMB/CMB.
- ⁵Offset is difference between voltage reference at OFFSET ADJUST (Pin 32) and the dc restored voltage value at AMP OUT (Pin 12). Offset is adjustable with external potentiometer to accommodate 0 to 10 IRE units of setup level.
- ⁶Adjustable with external potentiometer. Compensates for 3dB variation from nominal 1V p-p composite signal.
- ⁷Gain tempo is equal to the voltage reference at OFFSET ADJUST (Pin 32).
- ⁸Pixel clock stability is directly related to 15.75kHz input clock stability. Frequency of pixel clock is set at factory for desired aspect ratio and screen resolution; consult Table I for available frequency selections.
- ⁹Auxiliary sync can be driven from TTL source and can be composite or horizontal only. In horizontal, no output provided at VERTICAL SYNC (Pin 2).
- ¹⁰Reference black level output code = 1111 1111; reference white = 0000 0000.
- ¹¹See Section 13 for package outline information.

EXPLANATION OF GROUP A MILITARY SUBGROUPS

- Subgroup 1 – Static tests at +25°C. (10% PDA calculated against Subgroup 1 for high-rel versions.)
- Subgroup 2 – Static tests at max rated operating temp.
- Subgroup 3 – Static tests at min rated operating temp.
- Subgroup 4 – Dynamic tests at +25°C.
- Subgroup 5 – Dynamic tests at max rated operating temp.
- Subgroup 6 – Dynamic tests at min rated operating temp.
- Subgroup 7 – Functional tests at +25°C.
- Subgroup 8 – Functional tests at max and min rated operating temperatures.
- Subgroup 9 – Switching tests at +25°C.
- Subgroup 10 – Switching tests at max rated operating temp.
- Subgroup 11 – Switching tests at min rated operating temp.
- Subgroup 12 – Periodically sample tested.

ABSOLUTE MAXIMUM RATINGS

Logic Supply Voltage ($\pm V_S$)	$\pm 18V$
Operating Temperature Range (Case)	
AD9502AM/BM/CM	-25°C to +85°C
AD902AMB/BMB/CMB	-25°C to +85°C
Junction Temperature	+165°C
Storage Temperature Range	-65°C to +150°C
Lead Soldering Temperature (Soldering 10sec)	+300°C

PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	DO NOT CONNECT*	40	CASE GROUND
2	VERTICAL SYNC	39	GROUND
3	CASE GROUND	38	HORIZONTAL SYNC
4	GROUND	37	+5V dc
5	+5V dc	36	GROUND
6	COMPARATOR ENABLE	35	+5V dc
7	DO NOT CONNECT*	34	DO NOT CONNECT*
8	+5V dc	33	GROUND
9	VIDEO INPUT	32	OFFSET ADJUST
10	COMPARATOR INPUT	31	BIT 1 (MSB)
11	DO NOT CONNECT*	30	BIT 2
12	AMPLIFIER OUTPUT	29	BIT 3
13	GAIN ADJUST	28	BIT 4
14	+V (+12V to +15V)	27	BIT 5
15	-V (-12V to -15V)	26	BIT 6
16	GROUND	25	BIT 7
17	VIDEO INPUT	24	BIT 8 (LSB)
18	DO NOT CONNECT*	23	+5V dc (ADC)
19	+5V dc (VCO)	22	ANALOG GROUND
20	PIXEL CLOCK OUT	21	PIXEL CLOCK IN

*THESE PINS ARE USED FOR FACTORY TESTING AND SHOULD NOT BE USED AS TIE POINTS OR CONNECTED INTO EXTERNAL CIRCUITS.

THEORY OF OPERATION

The use of analog-to-digital converters (ADCs) for digitizing Gray Scale picture information in a standard RS-170 composite signal is widespread throughout the video industry.

But digitizing only the picture information is not sufficient.

If a complete video frame is to be stored in memory (in a technique generally called "frame grabbing"), the composite signal from the camera must have additional processing steps applied. Among others, these include dc restoration; sync detection and separation; and synchronization to a pixel clock, often "slaved" to a master system clock. Analog circuits for achieving these operations must be combined, and interfaced to digital logic for subsequent processing of the signal.

The principal functions of "front end" video processors which receive the camera signal are to synchronize the frame memory and digitize each pixel (smallest controllable picture element) of video information.

Performing these functions is common in the video industry. But the method of accomplishing them is eased considerably with the AD9502 RS-170 Video Digitizer.

Refer to the AD9502 Functional Block Diagram.

The unit consists of four major parts: a phase-locked loop (PLL), dc restoration circuits, sync detector/timing circuits, and the ADC.

The PLL comprises a phase detector, loop filter/amplifier, voltage-controlled oscillator (VCO), and a digital divider; monolithic ICs are used for each section. The frequency of the pixel clock output (at Pin 20) is an integer multiple of the horizontal line frequency and is phase locked to the sync pulses of the incoming composite signal.

A video amplifier and the sample/hold (S/H) establish a feedback loop for dc restoration of the video input. Sync detection and timing result from the combined actions of the blocks marked AC, Lock Detector, Timing & Control, and the PLL.

Refer to Figure 1, the AD9502 Timing Diagram.

As shown, the leading edge of the sync tip pulse serves as the reference point for timing the actions of the AD9502. As part of the composite signal, these pulses are amplified and inverted by the video amplifier and drive the phase-locked loop within the unit, but only after the pulses are detected and conditioned.

The PLL is unlocked during the power-up phase, or if the input signal is missing. When it is, the comparator and all timing pulses are disabled, creating an ac-coupled signal path for synchronizing the PLL.


After the lock indicator detects a lock condition, the dc comparator is enabled and the ac-coupled path is disabled. The threshold of the comparator is set at slightly more than half the amplitude of the sync pulse height in the dc-restored RS-170 signal.

When the PLL is operating, the phase detector which is part of the loop generates an error voltage proportional to the timing error between the PLL's input signal (H Sync) and the VCO's divided-by-N output. If a difference exists between the two, the loop filter/amplifier shifts the VCO control voltage in the proper direction to minimize the error. The result of these actions is that the pixel clock output of the VCO is N times the horizontal frequency of the input to the AD9502.

The integer of the Divide by N circuit is set at the factory for the aspect ratio and resolution to be used by the customer and causes the phase detector to operate at a constant frequency. (Refer to ORDERING INFORMATION and Table 1 for details on specifying the desired frequency of the VCO).

To insure a stable pixel clock, the loop filter must block feed-through from the phase detector and noise. If it does not, the VCO will be unable to provide the required phase-coherent clock.

To some degree, clock stability and loop stability are conflicting requirements. Clock stability can be affected by noise and feed-



		μs	
		MIN	MAX
t_{HD}	H SYNC DELAY	-0.4	+0.7
t_H	H SYNC WIDTH	+4.5	+5.4
t_{VD}	V SYNC DELAY	+5.5	+6.7
t_S	SAMPLE DELAY	+7.9	+9.4
t_{DD}	DATA DELAY	+0.02	+0.05

Figure 1. AD9502 Timing Diagram

through; loop stability can affect the acquisition time of the loop. The design of the unit has been optimized to minimize noise and feedthrough while assuring the PLL will lock during a vertical retrace period.

The vertical sync pulse (VSYNC) which is the other output of the Timing & Control circuit shown in the block diagram is generated whenever the duration of the incoming sync pulse is longer than 6.6μs. These pulses are shown with a dashed line in Figure 1 (and Figure 3) to indicate they are present only after the correct number of lines (containing horizontal sync information) have occurred and the display must be vertically retraced.

The sample-hold (S/H) pulse occurs after every incoming sync pulse except (a) when a vertical sync pulse occurs; or (b) when the PLL is not locked.

As shown, the S/H pulse occurs during the "back porch" of the composite signal. During this sample period, a closed loop formed by the video amplifier and the S/H minimizes the error between the top of the reference for the "flash" A/D converter and the back porch output level of the video amplifier.

When the S/H switches to the "hold" mode of operation during the active picture portion of the composite signal, its output inserts the correct amount of dc offset to position the video signal within the range of the A/D converter. The offset also positions the sync information properly in the range of the sync detector.

Since the RS-170 standard allows for differences in the amplitude and setup level of video signals, the AD9502 includes a capability for changing gain 3dB and varying offset by 200mV. This is illustrated in Figure 2.

Translated into practical terms pertinent to the video input, this ability to vary the input levels means the difference between the Reference Black level and the back porch of the input can be adjusted from 0 to 10 IRE units.

As indicated earlier, the internal A/D converter is a "flash" type; it provides 8 bits of resolution of the video signal. The (+2.15 volt) voltage reference shown in the block diagram is used for the reference ladder of the converter and as a reference for dc restoration. The clock and data circuits are TTL compatible, capable of encode rates as high as 15MHz.




Figure 2. Offset and Gain Adjustments

MONOCHROME APPLICATIONS

The discussion of applying the AD9502 in various applications may be enhanced with a brief summary of the nature of video signals.

A standard RS-170 video signal contains 525 horizontal lines of the type shown at the top of Figure 1 in each "frame." Visible picture information is contained in 485 of these lines; the remainder are used for test and reference information.

To reduce flicker on the screen, these frames of information are divided into two "fields" which are interlaced. For presentation, all odd-numbered horizontal lines are displayed on the screen from top to bottom. During vertical retrace, the electron gun of the cathode-ray tube (CRT) is repositioned from lower right to the upper left corner. When this is completed, even-numbered lines are scanned from top to bottom.

A complete frame of two fields is presented each 1/30 of a second (displaying each 242 1/2-line field at the 60Hz rate of standard power-line frequencies is the key to this technique for reducing flicker in the presentation). This means each line of horizontal information is equal to 63.5 μ s, i.e., 1/30/525.

The horizontal blanking interval uses 10.9 μ s of this time, leaving 52.6 μ s for displaying active picture (more correctly, "intensity") information. The resolution of this 52.6 μ s line will be determined by the number of pixels (smallest controllable picture element) used to digitize it.

Resolutions of 512 pixels and 384 pixels per line are the two which are generally used for computer-based display applications.

Regardless of the number of pixels, many applications which store the complete useable portion of the line will have a 4:3 aspect ratio. This is the standard ratio for RS-170 signals but non-square pixels which can result may cause problems for certain processing algorithms.

Square pixels are more desirable for these situations, and an aspect ratio of 1:1 is oftentimes preferred. To obtain it, many systems digitize only three quarters of each horizontal line; the image which results represents the center 39.45 μ s of the line's 52.6 μ s.

The AD9502 offers pixel rates which can accommodate either 4:3 or 1:1 aspect ratios in densities of either 384 pixels/line or 512 pixels/line, as shown in Table I. The frequencies cited in the first part of the table are those associated with monochrome video signals. For color cameras which supply RGB (red, green, blue) outputs, the frequencies are slightly different because of being based on the frequency of the color burst information.

NOTE: The difference of less than 1% between the theoretical 39.45 μ s and the 39.8 μ s of Table I is because of the incremental frequency settings possible with the VCO.

In most of Europe and in many other parts of the world, the PAL standard is used. This differs from NTSC by virtue of using 625 total lines, with 575 active lines; the frame rate is 25Hz instead of 30Hz. As shown in Table I, the AD9502 can also be used for these applications.

Monochrome RS-170

Horizontal Frequency = 15.750kHz

Part No	VCO (MHz)	Aspect Ratio	Active Time (μ s)*	Pixels/Line
AD9502AM	7.308	4:3	52.5	384
AD9502BM	9.828	1:1	39.0	384
AD9502CM	9.828	4:3	52.1	512
AD9502DM	12.85	1:1	39.8	512

NTSC

Horizontal Frequency = 15.734kHz

Part No	VCO (MHz)	Aspect Ratio	Active Time (μ s)*	Pixels/Line
AD9502AM	7.301	4:3	52.6	384
AD9502BM	9.818	1:1	39.1	384
AD9502CM	9.818	4:3	52.1	512
AD9502DM	12.84	1:1	39.9	512

European PAL**

Horizontal Frequency = 15.625kHz

Part No	VCO (MHz)	Aspect Ratio	Active Time (μ s)*	Pixels/Line
AD9502BM	9.750	4:3	44.1	430
AD9502DM	12.75	1:1	44.7	575

*For aspect ratio and VCO frequency shown, this is portion of the horizontal line which will be digitized.

**See ORDERING INFORMATION section.

Table I

Frame grabbers which process the video information generally store either 512 or 256 lines of information, depending upon whether they are designed to operate on a complete frame or only on each field.

In a 256-line memory system, only one of the two fields needs to be digitized; in a 512-line system, each field is stored independently.

The memory system being used must be able to identify each field to assure that each is assigned to the correct address in the memory. Figure 3 illustrates the relationships of the horizontal and vertical sync pulses generated by the AD9502, and the incoming video signal, and makes it easier to visualize how this identification is accomplished.

As shown, the horizontal and vertical sync pulses occur in time coincidence for the first field. For the second field, the start of




Figure 3. Field/Sync Timing Diagram

each of these two outputs occurs one-half line out of phase. In this way, the system can make a distinction between the two fields when both are to be stored.

Many systems use the pixel clock, horizontal sync, and vertical sync outputs from the AD9502 to address the frame memory for each field by triggering counters. A delay counter, in the horizontal or X axis, can be used to determine the point on the selected line where data storage begins. A second counter would count the pixels needed to obtain the desired pixels/line resolution; the number of counts will be determined by the aspect ratio being used.

Both of these counters are set by the horizontal sync pulse output of the AD9502.

Vertical retrace timing information is obtained in essentially the same way by using Y counters. For these, the counters are set by the vertical sync pulse output. The Y delay counter establishes the time of vertical retrace by counting the number of lines which occur after the vertical sync pulse; it then starts a second (lines/field) counter. The second Y counter establishes the number of lines to be digitized in each field.

Another counter circuit can be used to test for the presence or absence of the vertical sync pulse; the counter output is high if both sync pulses are present, indicating the first field.

The combination of X, Y, and first-field lines acts as address information for correctly routing the digitized picture data into the system memory.

(NOTE: Additional details are included in the Analog Devices application note, "The AD9502 Video Signal Digitizer and Its Application.")

In systems which use a master composite sync, this routing of digital information can be simplified by using the comparator enable function available on the AD9502.

Normally, Pins 10 and 12 are connected externally, as shown in the block diagram. This connection applies the output of the video amplifier to the input of the dc comparator circuit and, as discussed earlier, helps keep the PLL in a locked condition.

Alternatively, a TTL composite sync signal can be used by connecting Pin 6 (COMPARATOR ENABLE) to ground. This disables the ac comparator, and the power-up and signal-loss start-up circuits; but they are no longer needed with a master sync.

Using the AD9502 in this way has the advantage of making it unnecessary for the dc comparator to operate with a video signal which may be noisy.

Besides grounding Pin 6, it is also necessary to remove the connection between Pins 10 and 12 and apply the master sync input to Pin 10. Figure 4 shows the difference in the two methods of operating the AD9502.

Note that the camera which is being used must also be locked to the master sync; if it is not, the AD9502 will not be able to sample the back porch of the composite signal for setting the dc reference of the A/D converter.




Figure 4. Monochrome Operation

COLOR (RGB) APPLICATIONS

In RGB applications, three monochrome video inputs represent the Red, Green, and Blue outputs of a color camera. Figure 5 illustrates how it is possible to configure three AD9502 units to accept RGB signals.

Generally, the Green input is used as the master sync reference; the other video digitizers are slaved from the Green sync pulses.




Figure 5. RGB Operation (External Pixel Clock)

When using multiple devices in this way, it is extremely important to use lead lengths which are as short as practical. The drive capability of the Green AD9502 is sufficient to drive the dc comparators in the Red and Blue digitizers, but only so long as the reactive effects of excessive lead lengths do not load the video amplifier in the Green unit.

No attempt should be made to drive low-impedance (<25k Ω) loads with the output (Pin 12) of the Green digitizer. Frame memory management should use the horizontal and vertical sync pulses only from the Green AD9502.

As shown in Figure 5, the connection between Pins 20 and 21 is removed on the Red and Blue units; instead, Pin 21 of each is tied to Pins 20 and 21 of the Green unit.

The Red and Blue digitizers must have Pin 6 grounded, with a master sync (generated by the Green sync tip pulses) applied to Pin 10. Repeating for emphasis: lead lengths need to be as short as practical when applying the high-frequency pixel clock and for all connections among the digitizers.

Variations of the applications described here are possible, depending upon the system configuration and its use. In any application using an external pixel clock, the duty cycle must be set to insure that logic low is maintained for a minimum of 30ns. A shorter interval will have an adverse effect on linearity.

VCR/VTR OPERATION

The AD9502 can be operated with VCR or VTR equipment, but the sync signals which are supplied must be conditioned to insure they are stable in frequency before being applied to the device.

ORDERING INFORMATION

Six models of the AD9502 Video Digitizer are available, with three different pixel clock frequencies. Order model AD9502AM, AD9502BM, or AD9502CM for clock frequencies, respectively, of 7.31MHz, 9.83MHz, or 12.85MHz.

For units with high-rel processing and testing at the temperature extremes of -25°C to 85°C, the model numbers with the same clock frequencies contain an additional "B" suffix, i.e., AD9502AMB, AD9502BMB, or AD9502CMB.

A special PAL version of the AD9502 is available for digitizing 512 \times 512 resolution with a 1:1 aspect ratio. Contact the factory for details.

AD9688

FEATURES

200MSPS Encode Rate
7-Bit Differential Linearity
Bipolar Input Range
Wide Input Range -2.7V to +3.0V

APPLICATIONS

Digital Radio
Electronic Warfare (ECM, ECCM, ESM)
Radar Guidance Digitizers
Smart Munitions

GENERAL DESCRIPTION


The AD9688 is a 4-bit, high-speed, analog-to-digital converter with ECL compatible outputs. The AD9688 is a pin compatible alternate source for the AM6688. The AD9688 is fabricated in a high-performance, bipolar process which allows full Nyquist operation up to 200MSPS encode rates.

The AD9688 provides 7-bit linearity (0.0625LSB for a 4-bit device) which, when combined with the wide input range, allows several AD9688s to be stacked for higher resolutions. Stacking is aided by the overrange output terminals which can be used to drive decoding logic.

The sixteen high-speed input comparators will track input signals up to 200MHz. The comparator sampling is controlled by the differential Latch Enable input. The Latch Enable is designed to be driven by 10K or 100K ECL logic families. The outputs of the AD9688 are open emitter terminals (10K and 10KH compatible) requiring pull-down resistors.

The AD9688 is offered as both an industrial temperature range device -25°C to +85°C, and as an extended temperature range device, -55°C to +125°C. Both versions are available packaged in an 18-pin ceramic DIP. The extended temperature range device is also available in a ceramic LCC package. Contact the factory for MIL-STD-883, Revision C, qualified devices.

AD9688 FUNCTIONAL BLOCK DIAGRAM



3

ORDERING INFORMATION

Device	Linearity	Temperature Range	Description	Package Options*
AD9688BQ	0.125LSB	-25°C to +85°C	18-Pin Cerdip, Industrial	Q-18
AD9688TE	0.125LSB	-55°C to +125°C	20-Pin LCC, Extended Temperature	E-20A
AD9688TQ	0.125LSB	-55°C to +125°C	18-Pin Cerdip, Extended Temperature	Q-18

*See Section 13 for package outline information.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	±7V	Digital Output Current	20mA
Analog-to-Digital Ground Voltage Differential	0.5V	Power Dissipation (+25°C Free Air) ⁴	1.3W
Analog Input Voltages		Operating Temperature Range	
(V _{IN} , +V _{REF} , V _{REF} , REF _{MID}) ²	-4.0 to 4.0V	AD9688BQ	-25°C to +85°C
Differential Reference Voltage (+V _{REF} to -V _{REF}) ³	±7.0V	AD9688TE/TQ	-55°C to +125°C
Reference Midpoint Current	±4mA	Storage Temperature Range	
LATCH ENABLE Input Voltages	-5.2V to 0V	-65°C to +150°C	
Differential LATCH ENABLE Voltage	5.2V	Junction Temperature	
		+175°C	
		Lead Soldering Temperature (10sec)	
		+300°C	

ELECTRICAL CHARACTERISTICS (Supply Voltages = -5.2V and +5.0V, Differential Reference Voltage = 2.56V, unless otherwise stated)

Parameter	Mil Sub Group	Temp	Industrial -25°C to +85°C AD9688BQ			Military -55°C to +125°C AD9688TE/TQ			Units
			Min	Typ	Max	Min	Typ	Max	
RESOLUTION			4			4			Bits
DC ACCURACY									
Differential Linearity	7	+25°C		0.04	0.0625	0.04		0.0625	LSB
	8	Full		0.125				0.125	LSB
Integral Linearity	7	+25°C		0.055	0.0625	0.055		0.0625	LSB
	8	Full			0.0625			0.0625	LSB
Transition Error Voltage	7,8	Full			10			10	mV
No Missing Codes	7,8	Full	GUARANTEED			GUARANTEED			
INITIAL OFFSET ERROR									
Top of Reference Ladder	7	+25°C		13.0	20.0	13.0		20.0	mV
	8	Full			25.0			25.0	mV
Bottom of Reference Ladder	7	+25°C		5.0	10.0	5.0		10.0	mV
	8	Full			15.0			15.0	mV
Offset Drift Coefficient		Full		30		30			µV/°C
ANALOG INPUT									
Input Voltage Range		Full		-2.7, +3.3		-2.7, +3.3			V
Input Bias Current ⁵	1	+25°C		125	175	125		175	µA
	2,3	Full			230			230	µA
Input Resistance		+25°C		40		40			kΩ
Input Capacitance	12	+25°C		10.3	13.0	10.3		13.0	pF
Full Power Bandwidth ⁶		+25°C		100		100			MHz
REFERENCE INPUT ^{2,3}									
Reference Ladder Resistance	1	+25°C	280	350	420	280	350	420	Ω
Ladder Temperature Coefficient		Full		0.75			0.75		Ω/°C
Reference Input Bandwidth		+25°C		20			20		MHz
DYNAMIC PERFORMANCE ⁷									
Conversion Rate	4	+25°C	175	200		175	200		MHz
Conversion Time	4	+25°C		5.0	5.7		5.0	5.7	ns
Minimum Output Hold Time (t _{OH}) ⁸	9	+25°C	3.0	3.9		3.0	3.9		ns
Output Delay (t _{PD}) ⁹	9	+25°C		6.0	6.5		6.0	6.5	ns
Analog Hold Time (t _H)		+25°C		0.8			0.8		ns
Analog Setup Time (t _S)		+25°C		1.5			1.5		ns
Transient Response ¹⁰		+25°C		3.7			3.7		ns
Oversvoltage Recovery Time ¹¹		+25°C		3.9			3.9		ns
Rise Time	9	+25°C		2.2	3.0		2.2	3.0	ns
Fall Time	9	+25°C		2.0	3.0		2.0	3.0	ns
Output Time Skew ¹²		+25°C		0.6			0.6		ns
Dynamic Linearity		+25°C		0.1			0.1		LSB

Parameter	Mil Sub Group	Temp	Industrial -25°C to +85°C AD9688BQ			Military -55°C to +125°C AD9688TE/TQ			Units
			Min	Typ	Max	Min	Typ	Max	
LATCH ENABLE INPUT¹³									
Logic "1" Voltage	12	Full			-1.1			-1.1	V
Logic "0" Voltage	12	Full	-1.5			-1.5			V
Logic "1" Current	7, 8	Full			75			75	μA
Logic "0" Current	7, 8	Full			2			2	μA
Input Capacitance	12	+25°C		3.5	4.0		3.5	4.0	pF
Latch Enable Pulse Width (LATCHED)	4	+25°C	3.5	2.8		3.5	2.8		ns
Latch Enable Pulse Width (SAMPLED)	4	+25°C	2.2	1.3		2.2	1.3		ns
DIGITAL OUTPUTS⁷									
Logic "1" Voltage	1, 2, 3	Full	-1.1			-1.1			V
Logic "0" Voltage	1, 2, 3	Full			-1.5			-1.5	V
POWER SUPPLY¹⁴									
Positive Supply Current (+5.0V)	1	+25°C		65	70		65	70	mA
	2, 3	Full			75			75	mA
Negative Supply Current (-5.2V)	1	+25°C		71	80		71	80	mA
	2, 3	Full			85			85	mA
Nominal Power Dissipation		+25°C		694			694		mW
Reference Ladder Dissipation		+25°C		19			19		mW
Power Supply Rejection Ratio ¹⁵	7	+25°C		6.5	10		6.5	10	mV/V

NOTES

- ¹Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- ²Under normal operating conditions, the analog input voltages should not exceed -3.3V to +2.7V.
- ³Under normal operating conditions, the differential reference voltage may range from 0.16V to 6.0V; +V_{REF} ≥ -V_{REF}.
- ⁴Typical thermal impedance
 18-Pin Ceramic θ_{JA} = 75°C/W; θ_{JC} = 19°C/W
 20-Pin LCC θ_{JA} = 80°C/W; θ_{JC} = 23°C/W
- ⁵Sample mode with A_{IN} = +V_{REF}.
- ⁶Determined by no missing codes in the reconstructed output.
- ⁷Outputs terminated with 100Ω resistors to -2.0V.

- ⁸Previous output data will remain valid for specified time after the leading edge of the LATCH ENABLE.
 - ⁹Measured from trailing edge of LATCH ENABLE pulse to data out.
 - ¹⁰For full-scale step input, 6-bit accuracy is attained in specified time.
 - ¹¹Recovers to 6-bit accuracy in specified time, after 150% full-scale input overvoltage.
 - ¹²Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit skew differences.
 - ¹³LATCH ENABLE and LATCH ENABLE are differential inputs which must be driven concurrently. ECL inputs within the specified ranges are guaranteed to produce normal switching.
 - ¹⁴Supply voltages should remain stable within ±5% for normal operation.
 - ¹⁵Measured at +5.0V ± 5% and -5.2V ± 5%.
- Specifications subject to change without notice.

EXPLANATION OF GROUP A MILITARY SUBGROUPS



- Subgroup 1 – Static tests at +25°C.
- Subgroup 2 – Static tests at max rated operating temp.
- Subgroup 3 – Static tests at min rated operating temp.
- Subgroup 4 – Dynamic tests at +25°C.
- Subgroup 5 – Dynamic tests at max rated operating temp.
- Subgroup 6 – Dynamic tests at min rated operating temp.
- Subgroup 7 – Functional tests at +25°C.

- Subgroup 8 – Functional tests at max and min rated operating temp.
- Subgroup 9 – Switching tests at +25°C.
- Subgroup 10 – Switching tests at max rated operating temp.
- Subgroup 11 – Switching tests at min rated operating temp.
- Subgroup 12 – Periodically sample tested.


FUNCTIONAL DESCRIPTION

PIN NAME	DESCRIPTION
DIGITAL GROUND	– One of two digital ground returns. All grounds should be connected together near the AD9688.
ANALOG GROUND	– Analog ground return. All grounds should be connected together near the AD9688.
V_S+	– Positive supply terminal, nominally +5.0V.
ANALOG INPUT	– Analog input terminal.
$+V_{REF}$	– Most positive reference voltage for the internal resistor ladder.
$-V_{REF}$	– Most negative reference voltage for the internal resistor ladder.
V_S-	– Negative supply terminal, nominally –5.2V.
LATCH ENABLE	– Noninverting input of differential latch enable input. In the “latch” mode, logic HIGH, the output data reflects the analog input level just prior to the “latched” state. In the “sample” mode, logic LOW, the output data will attempt to track the analog input. The LATCH ENABLE must be driven in conjunction with the $\overline{\text{LATCH ENABLE}}$ input.
$\overline{\text{LATCH ENABLE}}$	– Inverting input of differential latch enable input. In the “latch” mode, logic LOW, the output data reflects the analog input level just prior to the “latched” state. In the “sample” mode logic HIGH, the output data will attempt to track the analog input. The $\overline{\text{LATCH ENABLE}}$ must be driven in conjunction with the LATCH ENABLE input.
DIGITAL GROUND	– One of two digital ground returns. All grounds should be connected together near the AD9688.
D0 (LSB)	– One of four digital outputs. D0 (LSB) is the least significant bit of the digital output word.
D1	– One of four digital outputs.
D2	– One of four digital outputs.
REF_{MID}	– The midpoint tap on the internal reference ladder.
$D3$ (MSB)	– One of four digital outputs. D3 (MSB) is the inverted, most significant bit of the digital output word.
$\overline{\text{OVERRANGE}}$	– One of four digital outputs. D3 (MSB) is the most significant bit of the digital output word. Inverted overrange data output. Logic LOW indicates an input voltage overrange ($V_{IN} > +V_{REF}$). All other digital outputs return to zero (logic LOW) during overrange conditions.
OVERRANGE	– Overrange data output. Logic HIGH indicates an input voltage overrange ($V_{IN} > +V_{REF}$). All other digital outputs return to zero (logic LOW) during overrange conditions.

PIN CONFIGURATIONS




DIE LAYOUT AND MECHANICAL INFORMATION



Die Dimensions	118.5 × 96 × 16 (±2) mils
Pad Dimensions	4 × 4 mils
Metalization	Copper-Aluminum Alloy
1st Level	Aluminum
2nd Level	None
Backing	-V _S
Substrate Potential	Oxynitride
Passivation	Gold Eutectic
Die Attach	1.25 mil, Aluminum; Ultrasonic Bonding
Bond Wire	or 1mil, Gold; Gold Ball Bonding


SYSTEM TIMING DIAGRAM



- t_{PW} - Minimum Sample Pulse Width
- t_S - Minimum Setup Time
- t_H - Minimum Hold Time
- t_{PD} - Maximum Output Propagation Delay
- t_{OH} - Minimum Output Hold Time
- V_{OS} - Offset Voltage

NOTE: Comparator outputs are unlatched during "sampling" period. The output may become invalid during this interval as it attempts to track the input signal.

TYPICAL APPLICATION



GENERAL INFORMATION

The AD9688 is a high-speed device. The 200MSPS encode rate and analog input frequencies which can reach 200MHz, demand careful layout practice typical of high-speed circuit design. One of the most important aspects of any AD9688 design is an effective low impedance ground plane. Special attention should be paid to the actual AD9688 ground connections, particularly if sockets must be used.

The internal reference ladder should be properly biased with some form of low-impedance driving source. This becomes especially important if several AD9688s are stacked for higher resolution. Special transfer functions can be realized when several AD9688s are stacked and the resistor tap point voltages are skewed to approximate the desired response curve.

The AD9688 LATCH ENABLE inputs are differential and must be driven with complementary latch signals. Output stability in the "sampling" mode can be adversely affected by LATCH ENABLE signal quality and precision. The effects of a poor quality waveform can be partially compensated for by adjusting either the average signal value or overall waveform duty cycle.

Best performance will be achieved through the use of proper ECL terminations. The open-emitter outputs of the AD9688 are designed to be terminated through 100Ω resistors to $-2.0V$. If high-speed ECL signals must be routed more than a few centimeters, MicroStrip or StripLine techniques may be required to insure proper transition times and prevent output ringing.

AD ADC71/AD ADC72

FEATURES

Complete 16-Bit Converter With Reference and Clock

$\pm 0.003\%$ Maximum Nonlinearity

No Missing Codes to 14 Bits

Fast Conversion – 35 μ s (14 Bit)


Short Cycle Capability

Parallel and Serial Logic Outputs

Low Power: 645mW Typical

Industry Standard Pin Out

AD ADC71/AD ADC72 FUNCTIONAL BLOCK DIAGRAM



3

PRODUCT DESCRIPTION

The AD ADC71 and AD ADC72 are high resolution 16-bit hybrid IC analog-to-digital converters including reference, clock, and laser-trimmed thin-film components. The package is a compact 32-pin hermetic ceramic DIP. The thin-film scaling resistors allow analog input ranges of $\pm 2.5V$, $\pm 5V$, $\pm 10V$, 0 to $+5V$, 0 to $+10V$, and 0 to $+20V$.

Important performance characteristics of the devices are maximum linearity error of $\pm 0.003\%$ of FSR (AD ADC71K, AD ADC72K and B), and maximum conversion time of 50 μ s. This performance is due to innovative design and the use of proprietary monolithic D/A converter chips. Laser-trimmed thin-film resistors provide the linearity and wide temperature range for no missing codes.

The AD ADC71 and AD ADC72 provide data in parallel form with corresponding clock and status outputs. The AD ADC71 also provides data in serial form. All digital inputs and outputs are TTL compatible.

APPLICATIONS

The AD ADC71 and AD ADC72 are excellent for use in applications requiring 14-bit accuracy over extended temperature ranges. Typical applications include medical and analytic instrumentation, precision measurement for industrial robots, automatic test equipment (ATE), multichannel data acquisition systems, servo control systems and anywhere that excellent stability and wide dynamic range in the smallest space is required.

PRODUCT HIGHLIGHTS

1. The AD ADC71 and AD ADC72 provide 16-bit resolution with maximum linearity error less than $\pm 0.003\%$ ($\pm 0.006\%$ for J and A grades) at 25°C.
2. Conversion time is 35 μ s typical to 14 bits with short cycle capability.
3. Two binary codes are available on the AD ADC71 and AD ADC72 output. They are complementary straight binary (CSB) for unipolar input voltage ranges and complementary offset binary (COB) for bipolar input ranges. Complementary two's complement (CTC) coding may be obtained by inverting Pin 1 (MSB).
4. The proprietary chips used in this hybrid design provide excellent stability over temperature and lower chip count for improved reliability.

SPECIFICATIONS (typical at $T_A = +25^\circ\text{C}$, $V_S = \pm 15$, +5 volts unless otherwise noted)

Model	AD ADC71JD/KD	AD ADC72JD/KD	AD ADC72AD/BD	Units
RESOLUTION	16 (max)	*	*	Bits
ANALOG INPUTS				
Voltage Ranges				
Bipolar	$\pm 2.5, \pm 5, \pm 10$	*	*	Volts
Unipolar	0 to +5, 0 to +10, 0 to +20	*	*	Volts
Impedance (Direct Input)				
0 to +5V, $\pm 2.5\text{V}$	1.88	*	*	k Ω
0 to +10V, $\pm 5.0\text{V}$	3.75	*	*	k Ω
0 to +20V, $\pm 10\text{V}$	7.50	*	*	k Ω
DIGITAL INPUTS ¹				
Convert Command		Positive Pulse 50ns Wide (min) Trailing Edge Initiates Conversion		
Logic Loading	1 (max)	*	*	LSTTL Load
TRANSFER CHARACTERISTICS				
ACCURACY				
Gain Error	$\pm 0.1^2 (\pm 0.2 \text{ max})$	*	*	%
Offset Error				
Unipolar	$\pm 0.05^2 (\pm 0.1 \text{ max})$	*	*	% of FSR ³
Bipolar	$\pm 0.1^2 (\pm 0.2 \text{ max})$	*	*	% of FSR
Linearity Error (max)	± 0.006 (J)	± 0.006 (J)	± 0.006 (A)	% of FSR
	± 0.003 (K)	± 0.003 (K)	± 0.003 (B)	% of FSR
Inherent Quantization Error	$\pm 1/2$	*	*	LSB
Differential Linearity Error	± 0.003	*	*	% of FSR
No Missing Codes @ 25°C ⁴	To 14 Bits (K Grade)	*	To 14 Bits (B Grade)	Guaranteed
POWER SUPPLY SENSITIVITY				
$\pm 15\text{V}$ dc	0.003	*	*	% of FSR/% ΔV_S
+5V dc	0.001	*	*	% of FSR/% ΔV_S
CONVERSION TIME ⁵ (14 BITS)	35 (50 max)	*	*	μs
WARM-UP TIME	5 (min)	*	*	Minutes
DRIFT				
Gain	± 15 (max)	$\pm 10 (\pm 20 \text{ max})$	$+7 (\pm 15 \text{ max})$	ppm/ $^\circ\text{C}$
Offset				
Unipolar	$\pm 2 (\pm 4 \text{ max})$	$\pm 2 (\pm 4 \text{ max})$	$\pm 2 (\pm 4 \text{ max})$	ppm of FSR/ $^\circ\text{C}$
Bipolar	± 10 (max)	$\pm 8 (\pm 10 \text{ max})$	$\pm 5 (\pm 10 \text{ max})$	ppm of FSR/ $^\circ\text{C}$
Linearity	± 2 (3 max)	± 1.5 (2 max)	± 1.0 (2 max)	ppm of FSR/ $^\circ\text{C}$
Guaranteed No Missing Code				
Temperature Range ⁴				$^\circ\text{C}$
71JD, 72JD, 72AD (13 Bits)	0 to 70	*	*	
71KD, 72KD, 72BD (14 Bits)				
DIGITAL OUTPUT ¹				
(All Codes Complementary)				
Parallel and Serial				
Output Codes ⁶				
Unipolar	CSB	*	*	LSTTL Loads
Bipolar	COB, CTC ⁷	*	*	
Output Drive	5	*	*	
Status		Logic "1" During Conversion		
Status Output Drive	5 (max)	*	*	LSTTL Loads
Internal Clock				
Clock Output Drive	5 (max)	*	*	LSTTL Loads
Frequency	400	*	*	kHz
INTERNAL REFERENCE VOLTAGE				
Error	6.3	*	*	V dc
Max External Current Drain	± 5 max	*	*	%
With no Degradation of Specs				
Temperature Coefficient	± 200 max	*	*	μA
	± 10 max	*	*	ppm/ $^\circ\text{C}$
POWER SUPPLY REQUIREMENTS				
Power Consumption	645 (850 max)	*	*	mW
Rated Voltage, Analog	$\pm 15 \pm 0.5$ max	*	*	V dc
Rated Voltage, Digital	+5 ± 0.25 max	*	*	V dc
Supply Drain +15V dc	+16	*	*	mA
Supply Drain -15V dc	-21	*	*	mA
Supply Drain +5V dc	+18	*	*	mA
TEMPERATURE RANGE				
Specification	0 to +70	*	-25 to +85	$^\circ\text{C}$
Operating (Derated Specs)	-25 to +85	*	-25 to +125	$^\circ\text{C}$
Storage	-55 to +125	*	*	$^\circ\text{C}$

NOTES

¹Logic "0" = 0.8V, max. Logic "1" = 2.0V, min for inputs. For digital outputs Logic "0" = +0.4V max. Logic "1" = 2.4V min.

²Adjustable to zero.

³Full Scale Range.

⁴For definition of "No Missing Codes", refer to Theory of Operation.

⁵Conversion time may be shortened with "Short Cycle" set for lower resolution.

⁶CSB - Complementary Straight Binary. COB - Complementary Offset Binary. CTC - Complementary Two's Complement.

⁷CTC coding obtained by inverting MSB (Pin 1).

*Specifications same as AD ADC71JD, KD.

Specifications subject to change without notice.




Figure 1. Linearity Error vs. Temperature




Figure 2. AD ADC72 Gain Drift Error vs. Temperature




Figure 3. AD ADC71 Gain Drift Error vs. Temperature

ORDERING GUIDE

Model	Linearity Error (Max)	Specification Temp Range	Package Option*
AD ADC71JD	±0.006% of FSR	0 to +70°C	Ceramic (DH-32E)
AD ADC71KD	±0.003% of FSR	0 to +70°C	Ceramic (DH-32E)
AD ADC72JD	±0.006% of FSR	0 to +70°C	Ceramic (DH-32E)
AD ADC72KD	±0.003% of FSR	0 to +70°C	Ceramic (DH-32E)
AD ADC72AD	±0.006% of FSR	-25°C to +85°C	Ceramic (DH-32E)
AD ADC72BD	±0.003% of FSR	-25°C to +85°C	Ceramic (DH-32E)

*See Section 13 for package outline information.

THEORY OF OPERATION

The analog continuum is partitioned into 2^{16} discrete ranges for 16-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2\text{LSB}$, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of monolithic DACs that include the scaling network. The initial gain and offset errors are specified at $\pm 0.2\%$ FSR for gain and $\pm 0.1\%$ FSR for offset. These errors may be trimmed to zero by the use of external trim circuits as shown in Figures 5 and 6. Linearity error is defined for unipolar ranges as the deviation from a true straight line transfer characteristic from a zero voltage analog input, which calls for a zero digital output, to a point which is defined as a full scale. The linearity error is based on the DAC resistor ratios. It is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 4).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD ADC71/AD ADC72 are specified as having no missing codes over temperature ranges as specified on the data page.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right on the diagram over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero for unipolar ranges or minus full scale point for bipolar ranges. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$\text{RSS} = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

ϵ_G = Gain Drift Error (ppm/°C)
 ϵ_O = Offset Drift Error (ppm of FSR/°C)
 ϵ_L = Linearity Error (ppm of FSR/°C)




Figure 4. Transfer Characteristics for an Ideal Bipolar A/D

DESCRIPTION OF OPERATION

On receipt of a CONVERT START command, the AD ADC71/AD ADC72 converts the voltage at its analog input into an equivalent 16-bit binary number. This conversion is accomplished as follows: the 16-bit successive-approximation register (SAR) has its 16-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

GAIN ADJUSTMENT

The gain adjust circuit consists of a 100ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 510k Ω resistor to the gain adjust pin 29 as shown in Figure 5.

If no external trim adjustment is desired, pins 27 (offset adj) and pin 29 (gain adj) may be left open.




Figure 5. Gain Adjustment Circuit

OFFSET ADJUSTMENT

The zero adjust circuit consists of a 100ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 1.8M Ω resistor to Comparator Input pin 27 for all ranges. As shown in Figure 6, the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200\text{ppm}/^\circ\text{C}$ tempco contributes a worst-case offset tempco of $32\text{LSB}_{14} \times 61\text{ppm}/\text{LSB}_{14} \times 1200\text{ppm}/^\circ\text{C} = 2.3\text{ppm}/^\circ\text{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 16\text{LSB}_{14}$, use of a carbon composition offset summing resistor typically contributes no more than 1ppm/°C of FSR offset tempco.




Figure 6. Offset Adjustment Circuit

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $< 100\text{ppm}/^\circ\text{C}$) are used, is shown in Figure 7.

In either adjust circuit, the fixed resistor connected to pin 27 should be located close to this pin to keep the pin connection runs short (Comparator Input pin 27 is quite sensitive to external noise pick-up).





Figure 7. Low Tempco Zero Adjustment Circuit

TIMING

The timing diagram is shown in Figure 8. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 17 cycles. All the SAR parallel bits, STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t_0 , B_1 is reset and $B_2 - B_{16}$ are set unconditionally. At t_1 the Bit 1 decision is made (keep) and Bit 2 is reset unconditionally. This sequence continues until the Bit 16 (LSB) decision (keep) is made at t_{16} . The STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the low Logic "0" state. Note that the clock remains low until the next conversion.

Corresponding parallel data bits become valid on the same positive-going clock edge.



- NOTES:
1. THE CONVERT START PULSE WIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
 2. 50µs FOR 14 BITS AND 46µs FOR 13 BITS (MAX).
 3. MSB DECISION.
 4. CLOCK REMAINS LOW AFTER LAST BIT DECISION.

Figure 8. Timing Diagram (Binary Code 0110011101111010)

DIGITAL OUTPUT DATA

Both parallel and serial data from TTL storage registers is in negative true form (Logic "1" = 0V and Logic "0" = 2.4V). Parallel data output coding is complementary binary for unipolar ranges and complementary offset binary for bipolar ranges. Parallel data becomes valid at least 20ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag (see Figure 9).




Figure 9. LSB Valid to Status Low

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 120ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on the negative-going clock edges as shown in Figure 10. There are 17 negative-going clock edges in the complete 16-bit conversion cycle. The first negative edge shifts an invalid bit into the register, which is shifted out on the last negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.




Figure 10. Clock High to Serial Out Valid

Short Cycle Input: A Short Cycle Input, pin 32, permits the timing cycle shown in Figure 8 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 16-bit resolution. When 10-bit resolution is desired, pin 32 is connected to Bit 11 output pin 11. The conversion cycle then terminates and the STATUS flag resets after the Bit 10 decision ($t_{10} + 40ns$ in timing diagram of Figure 6). Short cycle connections and associated maximum 8-, 10-, 12-, 13-, 14-, and 15-bit conversion times are summarized in Table I.

Connect Short Cycle Pin 32 to Pin:	Resolution Bits	(% FSR)	Maximum Conversion Time (µs)	Status Flag Reset
N/C (Open)	16	0.0015	57.0	$t_{16} + 40ns$
16	15	0.003	53.5	$t_{15} + 40ns$
15	14	0.006	50.0	$t_{14} + 40ns$
14	13	0.012	46.5	$t_{13} + 40ns$
13	12	0.024	42.8	$t_{12} + 40ns$
11	10	0.100	35.6	$t_{10} + 40ns$
9	8	0.390	28.5	$t_8 + 40ns$

Table I. Short Cycle Connections

INPUT SCALING

The AD ADC71 and AD ADC72 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 11 for circuit details.




Figure 11. AD ADC71/AD ADC72 Input Scaling Circuit

Input Signal Line	Output Code	Connect Pin 26 to Pin	Connect Pin 24 to	For Direct Input, Connect Input Signal to
± 10V	COB	27	Input Signal	24
± 5V	COB	27	Open	25
± 2.5V	COB	27	Pin 27	25
0V to + 5V	CSB	22	Pin 27	25
0V to + 10V	CSB	22	Open	25
0V to + 20V	CSB	22	Input Signal	24

Note: Pin 27 is extremely sensitive to noise and must be shielded/guarded by analog common.

Table II. AD ADC71/AD ADC72 Input Scaling Connections

Output Code	Range	± 10V	± 5V	± 2.5V	0 to + 10V	0 to + 5V
MSB	LSB					
000 . . . 000*	+ Full Scale	+ 10V - 3/2LSB	+ 5V - 3/2LSB	+ 2.5V - 3/2LSB	+ 10V - 3/2LSB	+ 5V - 3/2LSB
011 . . . 111	Mid Scale	0 - 1/2LSB	0 - 1/2LSB	0 - 1/2LSB	+ 5V - 1/2LSB	+ 2.5V - 1/2LSB
111 . . . 110	- Full Scale	- 10V + 1/2LSB	- 5V + 1/2LSB	- 2.5V + 1/2LSB	0V + 1/2LSB	0V + 1/2LSB

*Voltages given are the nominal value for transition to the code specified.

Note: For LSB value for range and resolution used, see Table IV.

Table III. Transition Values vs. Calibration Codes

Analog Input Voltage Range	Code Designation	± 10V	± 5V	± 2.5V	0V to + 10V	0V to + 5V
		COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***	CSB***
One Least Significant Bit (LSB)	FSR 2 ⁿ	20V 2 ⁿ	10V 2 ⁿ	5V 2 ⁿ	10V 2 ⁿ	5V 2 ⁿ
	n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
	n = 13	2.44mV	1.22mV	0.61mV	1.22mV	0.61mV
	n = 14	1.22mV	0.61mV	0.31mV	0.61mV	0.31mV
	n = 15	0.61mV	0.31mV	0.15mV	0.31mV	0.15mV

NOTES

*COB = Complementary Offset Binary.

**CTC = Complementary Two's Complement - achieved by using an inverter to complement the most significant bit to produce (MSB).

***CSB = Complementary Straight Binary.

Table IV. Input Voltage Range and LSB Values




Figure 12. Analog and Power Connections for Unipolar 0 to +10V Input Range




Figure 13. Analog and Power Connections for Bipolar -10V to +10V Input Range

CALIBRATION (14-Bit Resolution Examples)

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 5 and 6, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to $+1\text{LSB}_{14} = 0.00061\text{V}$. Adjust Zero for digital output = 111111111110. Zero is now calibrated. Set analog input to $+FSR - 2\text{LSB} = +9.9987\text{V}$. Adjust Gain for 00000000000001 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to $+5.0000\text{V}$; digital output code should be 011111111111.

-10V to +10V Range: Set analog input to -9.9987V ; adjust zero for 111111111110 digital output (complementary offset binary) code. Set analog input to 9.99756V ; adjust Gain for 00000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.0000V ; digital output (complementary offset binary) code should be 011111111111.

Other Ranges: Representative digital coding for 0 to +10V and -10V to +10V ranges is given above. Coding relationships and calibration points for 0 to +5V, -2.5V to +2.5V and -5V to +5V ranges can be found by halving proportionally the corresponding code equivalents listed for the 0 to +10V and -10V to +10V ranges, respectively, as indicated in Table III.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/2\text{LSB}$ using the static adjustment procedure described above. By summing a small sine or triangular wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to

more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 4.

GROUNDING, DECOUPLING AND LAYOUT CONSIDERATIONS

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return) and Analog Signal Ground. These grounds (pins 19 and 22) must be tied together at one point for the AD ADC71/AD ADC72 as close as possible to the converter. Ideally, a single solid analog ground plane under the converter would be desirable. Current flows through the wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system analog ground point and the ground pins of the AD ADC71/AD ADC72. Separate wide conductor stripe ground returns should be provided for high resolution converters to minimize noise and IR losses from the current flow in the path from the converter to the system ground point. In this way AD ADC71/AD ADC72 supply currents and other digital logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD ADC71/AD ADC72's supply terminals should be capacitively decoupled as close to the AD ADC71/AD ADC72s as possible. A large value capacitor such as $1\mu\text{F}$ in parallel with a $0.1\mu\text{F}$ capacitor is usually sufficient. Analog supplies are to be bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.

On the ceramic package the metal cover is internally grounded with respect to the power supplies, grounds and electrical signals. Do not externally ground the cover.

T/H REQUIREMENTS FOR HIGH RESOLUTION APPLICATIONS

The AD389 is a companion T/H designed for use with the AD ADC71/AD ADC72 family. The characteristics required for high resolution track-and-hold amplifiers are low feedthrough, low pedestal shifts with changes of input signal or temperature, high linearity, low temperature coefficients, and minimal droop rate.

The aperture jitter is a result of noise within the switching network which modulates the phase of the hold command and is manifested in the variations in the value of the analog input that has been held. The aperture error which results from this jitter is directly related to the dV/dt of the analog input.

The T/H amplifier slew rate determines the maximum frequency tracking rate and part of the settling time when sampling pulses and square waves. The feedthrough from input to output while in the hold mode should be less than 1LSB. The amplitude of 1LSB of the companion A/D converter for a given input range will vary from $610\mu V$ for a 14-bit A/D using a 0 to 10V input range to $4.88mV$ for a 12-bit A/D using a $\pm 10V$ input range. The hold mode droop rate should produce less than 1LSB of droop in the output during the conversion time of the A/D converter. For $610\mu V/LSB$, as noted in the example above, for a $50\mu s$ 14-bit A/D converter, the maximum droop rate will be $610\mu V/50\mu s$ or $12\mu V/\mu s$ during the $50\mu s$ conversion period.

Minimal thermal tail effects are another requirement of high resolution applications. The self-heating errors induced by the changing current levels in the output stages of T/H amps may cause more than 1LSB of error due to thermal tail effects.

The linearity error should be less than 1LSB over the transfer function, as set by the resolution of the A/D converter. The T/H acquisition time, T/H settling time along, with the conversion time of the A/D converter determines the highest sampling rate. This in turn will determine the highest input signal frequency that can be sampled at twice a cycle.

The maximum input frequency is constrained by the Nyquist sampling theorem to be half of the maximum throughput rate. Input frequencies higher than half the maximum throughput rate result in "under sampling" or aliasing errors of the input signal. In the following table the maximum input frequency is reported as half of the throughput rate, with an ideal brickwall low pass filter placed in the signal path prior to the AD389 and A/D converter to eliminate aliasing.

The pedestal shift due to input signal changes should either be linear, to be seen as a gain error, or negligible as with the feedthrough spec. The temperature coefficients for drift should be low enough such that full accuracy is maintained over some minimum temperature range. The droop rate and pedestal will shift more above $+70^{\circ}C$ ($+158^{\circ}F$). For commercial and industrial users, these shifts will only appear above the highest temperatures their equipment will ever expect to experience. Most precision instrumentation is installed only in human inhabitable work spaces or in controlled enclosures if the area has a hostile environment. Thus, the AD ADC71 or AD ADC72 used with a companion AD389T/H offers high accuracy sampling in high precision applications.

Spec	14 Bit	AD389KD	Units
Aperture Jitter (max)	2.4	0.4	ns
Slew Rate (max w/20V pk-pk signal)	1.26	30	V/ μs
Feedthrough (1LSB max)	-84.3	-86	dB
Droop Rate (1LSB max in $15\mu s$)	40.7	0.1	$\mu V/\mu s$
Droop Rate (1LSB max in $50\mu s$)	12.2	0.1	$\mu V/\mu s$
Acquisition Time (to $\pm 1LSB$ max) for 20kHz Signal w/ $15\mu s$ ADC	10	3-5	μs
Pedestal Shift (max) with Input Signal	-84.3	-86	dB
Gain Temperature Coefficient (max) for $\pm 10^{\circ}C$ Ambient Operation	6.1	2.0	ppm/ $^{\circ}C$
Thermal Tail (max) within $50\mu s$ after Hold	1.2	0.1	mV
Linearity Error (max)	± 0.0061	0.003	%FSR

Table V. T/H Amplifier Requirements vs. AD389 Specs

AD389 in Combination With an	Maximum Throughput Rate	Maximum Nyquist Input Frequency Range
AD ADC71 (13 bit)	22.2kHz	dc to 11.1kHz
AD ADC72 (14 bit)	16.7kHz	dc to 8.3kHz

Table VI. T/H & ADC Combinations and Maximum Throughput Rate

Using the AD ADC71/AD ADC72 at Slower Conversion Times

The user may wish to run the AD ADC71/AD ADC72 at slower conversion times in order to synchronize the A/D with an external clock. This is accomplished by running a slower clock than the internal clock into the START CONVERT input. This clock must consist of narrow negative-going clock pulses, as seen in Figure 14. The pulse must be a minimum of 100ns wide but not greater than 700ns. Having a raising edge immediately after a falling edge inhibits the internal clock pulse. This enables the AD ADC71/AD ADC72 to function normally and complete a conversion after 16 clock pulses and serial out in 17 clock pulses. The STATUS command will function normally and switch high after the first clock pulse and will fall low after the 17th clock pulse. In this way an external clock can be used to control the AD ADC71/AD ADC72 at slower conversion times.





Figure 14. Timing Diagram for Use with an External Clock

AD ADC80

FEATURES

- True 12-Bit Operation: Max Nonlinearity $\pm 0.012\%$
- Low Gain T.C.: $\pm 30\text{ppm}/^\circ\text{C}$ max
- Low Power: 800mW
- Fast Conversion Time: 25 μs
- Precision 6.3V Reference for External Application
- Short-Cycle Capability
- Serial or Parallel Data Outputs
- Monolithic DAC with Scaling Resistors for Stability
- Low Chip Count—High Reliability
- Industry Standard Pinout
- "Z" Models for $\pm 12\text{V}$ Supplies

AD ADC80 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD ADC80 is a complete 12-bit successive approximation analog-to-digital converter that includes an internal clock, reference and comparator. Its hybrid IC design utilizes MSI digital and linear monolithic chips in conjunction with a 12-bit monolithic DAC to provide modular performance and versatility with IC size, price and reliability.

Important performance characteristics of the AD ADC80 include a maximum linearity error at $+25^\circ\text{C}$ of $\pm 0.012\%$, max gain T.C. of $30\text{ppm}/^\circ\text{C}$, typical power dissipation of 800mW and max conversion time of 25 μs . Monotonic operation of the feedback D/A converter guarantees no missing codes over the temperature range of -25°C to $+85^\circ\text{C}$.

The design of the AD ADC80 includes scaling resistors that provide analog signal ranges of ± 2.5 , ± 5.0 , ± 10 , 0 to +5 or 0 to +10 volts. The 6.3V precision reference may be used for external applications. All digital signals are fully DTL and TTL compatible; output data may be read in both serial and parallel form.

The AD ADC80 is available in two performance grades, the AD ADC80-12 (0.012% of FSR max) and the AD ADC80-10 (0.048% of FSR max). Both grades are specified for use over the -25°C to $+85^\circ\text{C}$ temperature range and both are available in a 32-pin ceramic DIP.

PRODUCT HIGHLIGHTS

1. The AD ADC80 is a complete 12-bit A/D converter. No external components are required to perform a conversion.
2. A monolithic 12-bit feedback DAC is used for reduced chip count and higher reliability.
3. The internal buried zener reference is laser trimmed to 6.3 volts. The reference voltage is available externally and can supply up to 1.5mA beyond that required for the reference and bipolar offset current.
4. The scaling resistors are included on the monolithic DAC for exceptional thermal tracking.
5. The AD ADC80 directly replaces other devices of this type with significant increases in performance.
6. The fast conversion rate of the AD ADC80 makes it an excellent choice for applications requiring high system throughput rates.
7. The short cycle and external clock options are provided for applications requiring faster conversion speeds or lower resolutions.

SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise specified)

MODEL	AD ADC80-12	AD ADC80-10
RESOLUTION	12 Bits	10 Bits
ANALOG INPUTS		
Voltage Ranges		
Bipolar	±2.5V, ±5V, ±10V	
Unipolar	0V to +5V, 0V to +10V	
Impedance (Direct Input)		
0V to +5V, ±2.5V	2.5kΩ	*
0V to +10V, ±5V	5kΩ	*
±10V	10kΩ	*
DIGITAL INPUTS ¹		
Convert Command	Positive Pulse 100ns Wide (min) (“0” to “1” Initiates Conversion)	
Logic Loading	1TTL Load	
External Clock	1TTL Load	
TRANSFER CHARACTERISTICS ERROR		
Gain Error ²	±0.1% of FSR ³	*
Offset Error ²		*
Unipolar	±0.05% of FSR	*
Bipolar	±0.1% of FSR	*
Linearity Error (max) ⁴	±0.012% of FSR	±0.048% of FSR
Inherent Quantization Error	±1/2LSB	*
Differential Linearity Error	±1/2LSB	*
No Missing Codes Temperature Range	-25°C to +85°C	*
Power Supply Sensitivity		
±15V	±0.0030% of FSR/% V _S	*
+5V	±0.0015% of FSR/% V _S	*
DRIFT		
Specification Temperature Range	-25°C to +85°C	*
Gain (max)	±30ppm/°C	*
Offset		*
Unipolar	±3ppm of FSR/°C	*
Bipolar (max)	±15ppm of FSR/°C	*
Linearity (max)	±3ppm of FSR/°C	*
Monotonicity	GUARANTEED	*
CONVERSION SPEED ⁵	22μs typ, 25μs max	21μs max
DIGITAL OUTPUT (all codes complementary)		
Parallel		
Output Codes ⁶		
Unipolar	CSB	
Bipolar	COB, CTC	
Output Drive	2TTL Loads	
Serial Data Codes (NRZ)	CSB, COB	
Output Drive	2TTL Loads	
Status	Logic “1” During Conversion	
Status Output Drive	2TTL Loads	
Internal Clock		
Clock Output Drive	2TTL Loads	
Frequency ⁷	575kHz	
INTERNAL REFERENCE VOLTAGE		
Max. External Current (with no degradation of specifications)	6.3V ±10mV	
Tempco of Drift	1.5mA	
	±10ppm/°C typ, ±20ppm/°C max	
POWER REQUIREMENTS		
Rated Voltages	±15V, +5V	
Range for Rated Accuracy	4.75V to 5.25V and ±14.0V to ±16.0V	
Z Models ⁸	4.75V to 5.25V and ±11.4V to ±16.0V	
Supply Drain	+15V	+10mA
	-15V	-20mA
	+5V	+70mA
TEMPERATURE RANGE		
Specification	-25°C to +85°C	
Operating (Derated Specs)	-55°C to +100°C	
Storage	-55°C to +125°C	
PACKAGE OPTION ⁹		
DH-32D	AD ADC80-12	AD ADC80-10

NOTES

¹ DTL/TTL compatible i.e., Logic “0” = 0.8V max, Logic “1” = 2.0V min for digital inputs.

Logic “0” = +0.4V max and “1” = 2.4V min digital outputs.

² Adjustable to zero with external trim pots.

³ FSR means Full Scale Range— for example, unit connected for ±10V range has 20V FSR.

⁴ Error shown is the same as ±1/2LSB max for resolution of A/D converter.

⁵ Conversion time with internal clock.

⁶ See Table 1. CSB — Complementary Straight Binary

COB — Complementary Offset Binary

CTC — Complementary Two’s Complement

⁷ For conversion speeds specified.

⁸ For Z models order AD ADC80Z-12 or AD ADC80Z-10.

⁹ See Section 13 for package outline information.

* Specifications same as AD ADC80-12.

Specifications subject to change without notice.




Figure 1. AD ADC80 Functional Diagram and Pinout

Typical Performance Curves

Figure 2. Linearity Error vs. Conversion Time (Normalized)





Figure 3. Differential Linearity Error vs. Conversion Time (Normalized)

Figure 4. Maximum Gain Drift Error - % of FSR vs. Temperature





Figure 5. Reference Drift - % Error vs. Temperature

The analog continuum is partitioned into 2^{12} discrete ranges for 12-bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2\text{LSB}$, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the AD ADC80 have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at $\pm 0.1\%$ FSR for gain and $\pm 0.05\%$ FSR for offset. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 7 and 9. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in staircase step width between codes from the ideal least significant bit step size (Figure 6).

Monotonic behavior requires that the differential linearity error be less than 1LSB, however a monotonic converter can have missing codes; the AD ADC80 is specified as having no missing codes over the entire temperature range from -25°C to $+85^{\circ}\text{C}$.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$\text{RSS} = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

ϵ_G = Gain Drift Error (ppm/ $^{\circ}\text{C}$)

ϵ_O = Offset Drift Error (ppm of FSR/ $^{\circ}\text{C}$)

ϵ_L = Linearity Error (ppm of FSR/ $^{\circ}\text{C}$)




Figure 6. Transfer Characteristic for an Ideal Bipolar A/D

OFFSET ADJUSTMENT

The zero adjust circuit consists of a potentiometer connected across $\pm V_S$ with its slider connected through a $1.8\text{M}\Omega$ resistor to Comparator Input pin 11 for all ranges. As shown in Figure 7 the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200\text{ppm}/^{\circ}\text{C}$ tempco contributes a worst-case offset tempco of $8 \times 244 \times 10^{-6} \times 1200\text{ppm}/^{\circ}\text{C} = 2.3\text{ppm}/^{\circ}\text{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 4\text{LSB}$, use of a carbon composition offset summing resistor typically contributes no more than $1\text{ppm}/^{\circ}\text{C}$ of FSR offset tempco.




Figure 7. Offset Adjustment Circuit

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $< 100\text{ppm}/^{\circ}\text{C}$) are used, is shown in Figure 8.




Figure 8. Low Tempco Zero Adjustment Circuit

In either zero adjust circuit, the fixed resistor connected to pin 11 should be located close to this pin to keep the pin 11 connection runs short (Comparator Input pin 11 is quite sensitive to external noise pick-up).

GAIN ADJUSTMENT

The gain adjust circuit consists of a potentiometer connected across $\pm V_S$ with its slider connected through a $10\text{M}\Omega$ resistor to the gain adjust pin 16 as shown in Figure 9.




Figure 9. Gain Adjustment Circuit

An alternate gain adjust circuit which contributes negligible gain tempco if metal film resistors (Tempco $< 100\text{ppm}/^{\circ}\text{C}$) are used is shown in Figure 10.




Figure 10. Low Tempco Gain Adjustment Circuit

THEORY OF OPERATION

On receipt of a CONVERT START command, the AD ADC80 converts the voltage at its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.


TIMING

The timing diagram is shown in Figure 11. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal is removed on the trailing edge of the CONVERT START signal. At time t_0 ,

B_1 is reset and $B_2 - B_{12}$ are set unconditionally. At t_1 the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t_2 , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t_{12} . After a 40ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 11).

Incorporation of this 40ns delay guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.



NOTES:

1. THE CONVERT START PULSE WIDTH IS 100ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "RISING EDGE" OF THE CONVERT COMMAND.
2. 25 μ s FOR 12 BITS AND 21 μ s FOR 10 BITS (MAX).
3. MSB DECISION
4. LSB DECISION 40ns PRIOR TO THE STATUS GOING LOW

*BIT DECISIONS

Figure 11. Timing Diagram (Binary Code 011001110110)

DIGITAL OUTPUT DATA

Both parallel and serial data from TTL storage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary off-set binary or complementary two's complement binary, depending on whether BIT 1 (pin 6) or its logical inverse BIT 1 (pin 8) is used as the MSB. Parallel data becomes valid approximately 40ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is complementary binary for unipolar input ranges and complementary off-set binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on these edges as shown in Figure 11. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 11. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

Short Cycle Input: A Short Cycle Input, pin 21, permits the timing cycle shown in Figure 11 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 10-bit resolution is desired, pin 21 is connected to Bit 11 output pin 28. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ($t_{10} + 40\text{ns}$ in timing diagram of Figure 11). Short Cycle pin connections and associated maximum 12-, 10- and 8-bit conversion times are summarized in Table I. When 12-bit resolution is required, pin 21 is connected to +5V (pin 9).

Connect Short Cycle Pin 21 to Pin:	Resolution Bits	Resolution (% FSR)	Maximum Conversion Time (μs)	Status Flag Reset
9	12	0.024	25	$t_{12} + 40\text{ns}$
28	10	0.100	21	$t_{10} + 40\text{ns}$
30	8	0.390	17	$t_8 + 40\text{ns}$

Table I. Short Cycle Connections

INPUT SCALING

The AD ADC80 input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 12 for circuit details.




Figure 12. AD ADC80 Input Scaling Circuit

Input Signal Range	Output Code	Connect Pin 12 To Pin	Connect Pin 14 To	Connect Input Signal To
$\pm 10\text{V}$	COB or CTC	11	Input Signal	14
$\pm 5\text{V}$	COB or CTC	11	Open	13
$\pm 2.5\text{V}$	COB or CTC	11	Pin 11	13
0V to +5V	CSB	15	Pin 11	13
0V to +10V	CSB	15	Open	13

Table II. AD ADC80 Input Scaling Connections

Binary (BIN) Output

Analog Input Voltage Range

Code Designation

One Least Significant Bit (LSB)

Transition Values

MSB LSB

000 ... 000****
011 ... 111
111 ... 110

INPUT VOLTAGE RANGE AND LSB VALUES

Defined As:	$\pm 10\text{V}$	$\pm 5\text{V}$	$\pm 2.5\text{V}$	0V to +10V	0V to +5V
Code	COB*	COB*	COB*	CSB***	CSB***
Designation	or CTC**	or CTC**	or CTC**		
One Least Significant Bit (LSB)	$\frac{20\text{V}}{2^n}$	$\frac{10\text{V}}{2^n}$	$\frac{5\text{V}}{2^n}$	$\frac{10\text{V}}{2^n}$	$\frac{5\text{V}}{2^n}$
n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV

Transition Values	MSB	LSB	Full Scale	Mid Scale	Full Scale
000 ... 000****	+Full Scale	+10V	-3/2LSB	+5V	-3/2LSB
011 ... 111	Mid Scale	0	0	+5V	0
111 ... 110	-Full Scale	-10V	+1/2LSB	-5V	+1/2LSB

NOTES:

*COB = Complementary Offset Binary

**CTC = Complementary Two's complement—obtained by using the complement of the most significant bit (MSB). MSB is available on pin 8.

***CSB = Complementary Straight Binary.

****Voltages given are the nominal value for transition to the code specified.

Table III. Input Voltages and Code Definitions

GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD ADC80. Therefore, separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point and the two device grounds should be tied together. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD ADC80's supply terminals should be capacitively decoupled as close to the AD ADC80 as possible. A large value capacitor such as $1\mu\text{F}$ in parallel with a $0.1\mu\text{F}$ capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.




Figure 13. Basic Grounding Practice

CONTROL MODES

The timing sequence of the AD ADC80 allows the device to be easily operated in a variety of systems with different control modes. The most common control modes are illustrated in Figures 14–16.




Figure 14. Internal Clock—Normal Operating Mode. Conversion Initiated by the Rising Edge of the Convert Command. The Internal Clock Runs Only During Conversion.




Figure 15. Continuous Conversion with External Clock. Conversion is Initiated by 14th Clock Pulse. Clock Runs Continuously.




Figure 16. Continuous External Clock. Conversion Initiated by Rising Edge of Convert Command. The Convert Command must be Synchronized with Clock.

CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 17 and 18, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and $-FS$ for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10V Range: Set analog input to $+1LSB = +0.0024V$. Adjust Zero for digital output = 1111111110. Zero is now calibrated. Set analog input to $+FSR - 2LSB = +9.9952V$. Adjust Gain for 00000000001 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to $+5.0000V$; digital output code should be 0111111111.

-10V to +10V Range: Set analog input to $-9.9951V$; adjust Zero for 1111111110 digital output (complementary offset binary) code. Set analog input to $+9.9902V$; adjust Gain for 00000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to $0.0000V$; digital output (complementary offset binary) code should be 0111111111.

Other Ranges: Representative digital coding for 0 to +10V and -10V to +10V ranges is given above. Coding relationships and calibration points for 0 to +5V, $-2.5V$ to $+2.5V$ and $-5V$ to $+5V$ ranges can be found by halving the corresponding code equivalents listed for the 0 to +10V and $-10V$ to +10V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/4LSB$ using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in "A/D Conversion Notes", D. Sheingold, Analog Devices, Inc., 1977, Part II, Chapter 3.




Figure 17. Analog and Power Connections for Unipolar 0-10V Input Range




Figure 18. Analog and Power Connections for Bipolar $\pm 10V$ Input Range

MULTICHANNEL CONVERSION

In multichannel conversion systems, elements of the acquisition chain may be shared by two or more input sources. This sharing may occur in a number of ways, depending on the desired properties of the multiplexed system.

The data acquisition system shown in Figure 19 is a low cost solution to digitizing data from many analog channels. For most efficient use of time, the multiplexer is acquiring the next channel to be converted while the sample-hold is holding the previous output level for conversion. When conversion is complete, the status line from the converter causes the S/H to return to the sample mode and acquire the new data. After the acquisition time is completed, the sample hold can be switched to hold. A conversion can then begin and the multiplexer can be switched to the next channel.




Figure 19. Data Acquisition System

SPECIFICATIONS (typical @ +25°C, ±15V and +5V unless otherwise noted)

MODEL	AD ADC84	AD ADC85C	AD ADC85	AD ADC85S	AD5240KD/ AD5240BD	UNITS
RESOLUTION	10/12	10/12	10/12	10/12	12	Bits
ANALOG INPUTS						
Voltage Ranges						
Bipolar	±2.5, ±5, ±10	*	*	*	*	Volts
Unipolar	0 to +5, 0 to +10	*	*	*	*	Volts
Impedance (Direct Input)						
0V to +5V, ±2.5V	2.5(±20%)	*	*	*	*	kΩ
0V to +10V, ±5V	5(±20%)	*	*	*	*	kΩ
±10V	10(±20%)	*	*	*	*	kΩ
Buffer Amplifier ¹						
Impedance (min)	100	*	*	*	*	MΩ
Bias Current	50	*	*	*	*	nA
Settling Time						
To 0.01% for 20V Step	2	*	*	*	*	μs
DIGITAL INPUTS²						
Convert Command	Positive Pulse 50ns min Trailing Edge Initiates Conversion	*	*	*	*	
Logic Loading	1	*	*	*	*	TTL Load
TRANSFER CHARACTERISTICS ERROR						
Gain Error ³	±0.1(±0.25% max)	*	*	*	±0.2	%
Offset Error ³	Adjustable to Zero	*	*	*	*	
Unipolar	±0.05(±0.2% max)	*	*	*	±0.1	% of FSR ⁴
Bipolar ⁵	±0.1(±0.25% max)	*	*	*	±0.2	% of FSR
Linearity Error (max) ⁶	±0.048/±0.012	*	*	*	±0.012	% of FSR
Inherent Quantization Error	±0.5	*	*	*	*	LSB
Differential Linearity Error	±0.5	*	*	*	*	LSB
No Missing Codes Temperature Range	0 to +70	0 to +70	-25 to +85	-55 to +125	0 to +70/-25 to +85	°C
Power Supply Sensitivity						
±15V	±0.004	*	*	*	*	% of FSR/%V
+5V	±0.001	*	*	*	*	% of FSR/%V
DRIFT						
Specification Temperature Range	0 to +70	*	-25 to +85	-55 to +125	0 to +70/-25 to +85	°C
Gain (max)	±30	±40/±25	±20/±15	±25	±30/±25	ppm/°C
Offset						
Unipolar	±3	*	*	±5 max	*	ppm/°C
Bipolar (max) ⁵	±15	±20/±12	±10/±7	±10	±15/±7	ppm/°C
Linearity (max)	±3	*	±3/±2	*	±2	ppm/°C
Monotonicity	GUARANTEED	*	*	*	GUARANTEED	
CONVERSION SPEED (MAX)						
	8.4/10	*	*	*	5	μs
DIGITAL OUTPUT						
(all codes complementary)						
Parallel						
Output Codes ⁷						
Unipolar	CSB	*	*	*	*	
Bipolar	COB, CTC	*	*	*	*	
Output Drive	2	*	*	*	*	TTL Loads
Serial Data Codes (NRZ)	CSB, COB	*	*	*	*	
Output Drive	2	*	*	*	*	TTL Loads
Status	Logic "1" during Conversion	*	*	*	*	
Status Output Drive	2	*	*	*	*	TTL Loads
Internal Clock						
Clock Output Drive	2	*	*	*	*	TTL Loads
Frequency	1.9/1.22	*	*	*	2.6	MHz
INTERNAL REFERENCE VOLTAGE						
Max. External Current (with no degradation of specifications)	6.3/±15mV max	*	*	*	*	Volts
Tempco of Drift, (max)	1.0	±10 typ	±5 typ	±5 typ	±10	mA
	±20/max					ppm/°C
POWER REQUIREMENTS						
Rated Voltages	+5, ±15	*	*	*	*	Volts
Range for Rated Accuracy	4.75 to 5.25 and ±13.5 to ±16.5	*	*	*	*	Volts
Z Models ⁸	4.75 to 5.25 and ±11.4 to ±16.5	*	*	*	*	Volts
Supply Drain						
+15V	25 max	*	*	*	15 max	mA
-15V	35 max	*	*	*	35 max	mA
+5V	140 max	*	*	*	100 max	mA
Total Power Dissipation	1500 max	*	*	*	1100 max	mW
TEMPERATURE RANGE						
Specification	0 to +70	*	-25 to +85	-55 to +125	0 to +70/-25 to +85	°C
Operating (Derated Specs)	-25 to +85	*	-55 to +125	-55 to +125	-25 to +85	°C
Storage	-55 to +125	*	*	*	-65 to +150	°C
PACKAGE OPTION⁹						
DH-32D	Ceramic	Ceramic	Ceramic	Ceramic	Ceramic	

NOTES

¹ Buffer Settling time adds to conversion speed when buffer is connected to input.

² DTL/TTL compatible Logic "0" = 0.8V max, Logic "1" = 2.0V min for digital output, Logic "0" = 0.4V max, Logic "1" = 2.4V min.

³ Adjustable to zero.

⁴ FSR means Full Scale Range.

⁵ Guaranteed at V_N = 0 volts.

⁶ Error shown is the same as ±1/2LSB max error in % of FSR.

⁷ See Table I.

⁸ For ±12V operation add "Z" to model number. Input range limited to a maximum of ±5V.

⁹ See Section 13 for package outline information.

* Specifications same as AD ADC84.

Specifications subject to change without notice.

Typical Performance Curves




Figure 1a. Linearity Error vs. Conversion Speed (AD ADC84/AD ADC85)




Figure 3a. Gain Drift Error (% FSR) vs. Temperature (AD ADC84/AD ADC85)




Figure 1b. Linearity Error vs. Conversion Speed (AD5240)




Figure 3b. Gain Drift Error (% FSR) vs. Temperature (AD5240)




Figure 2a. Change in Differential Linearity vs. Conversion Speed (AD ADC84/AD ADC85)




Figure 4a. Conversion Speed vs. Control Voltage (AD ADC84/AD ADC85)




Figure 2b. Change in Differential Linearity vs. Conversion Speed (AD5240)




Figure 4b. Conversion Speed vs. Control Voltage (AD5240)

OFFSET ADJUSTMENT

The zero adjust circuit consists of a potentiometer connected across $\pm V_S$ with its slider connected through a $1.8M\Omega$ resistor to Comparator Input pin 22 for all ranges. As shown in Figure 5 the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200\text{ppm}/^\circ\text{C}$ tempco contributes a worst-case offset tempco of $8 \times 244 \times 10^{-6} \times 1200\text{ppm}/^\circ\text{C} = 2.3\text{ppm}/^\circ\text{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 4\text{LSB}$, use of a carbon composition offset summing resistor typically contributes no more than $1\text{ppm}/^\circ\text{C}$ of FSR offset tempco.




Figure 5. Offset Adjustment Circuit

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $< 100\text{ppm}/^\circ\text{C}$) are used, is shown in Figure 6.




Figure 6. Low Tempco Zero Adjustment Circuit

In either zero adjust circuit, the fixed resistor connected to pin 22 should be located close to this pin to keep the pin connection runs short (Comparator Input pin 22 is quite sensitive to external noise pick-up).

GAIN ADJUSTMENT

The gain adjust circuit consists of a potentiometer connected across $\pm V_S$ with its slider connected through a $10M\Omega$ resistor to the gain adjust pin 27 as shown in Figure 7.




Figure 7. Gain Adjustment Circuit

An alternate gain adjust circuit which contributes negligible gain tempco if metal film resistors (Tempco $< 100\text{ppm}/^\circ\text{C}$) are used is shown in Figure 8.




Figure 8. Low Tempco Gain Adjustment Circuit

Applying the AD ADC84/AD ADC85/AD5240

THEORY OF OPERATION

On receipt of a CONVERT START command, the AD ADC84/AD ADC85/AD5240 converts the voltage as its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.


TIMING

The timing diagram is shown in Figure 9. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All the SAR parallel bits, STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t_0 , B_1 is reset and $B_2 -$

B_{12} are set unconditionally. At t_1 the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t_2 , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t_{12} . After a 40ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic "0" state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking into a receiving shift register on these edges (see Figure 9).

Incorporation of this 40ns delay guarantees that the parallel (and serial) data are valid at the Logic "1" to "0" transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.



NOTES

1. THE CONVERT START PULSE WIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
 2. 10 μ s FOR 12 BITS AND 8.4 μ s FOR 10 BITS (AD ADC84/AD ADC85) OR 5 μ s FOR 12 BITS AND 4.1 μ s FOR 10 BITS (AD5240).
 3. MSB DECISION.
 4. LSB DECISION 40ns PRIOR TO THE STATUS GOING LOW.
- *BIT DECISIONS.

Figure 9. Timing Diagram (Binary Code 011001110110)

DIGITAL OUTPUT DATA

Both parallel and serial data from TTL storage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether BIT 1 (pin 12) or its logical inverse BIT 1 (pin 13) is used as the MSB. Parallel data becomes valid approximately 40ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on the negative-going clock edges as shown in Figure 9. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 9. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

Short Cycle Input: A Short Cycle Input, pin 14, permits the timing cycle shown in Figure 9 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 14 is connected to +5V (pin 16). When 10-bit resolution is desired, pin 14 is connected to Bit 11 output pin 2. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ($t_{10} + 40ns$ in timing diagram of Figure 9). Short Cycle pin connections and associated maximum 12-, 10- and 8-bit conversion times are summarized in Table I.

Connect Short Cycle Pin 14 To Pin:	Connect Clock Rate Control Pin 17 To	Bits	Resolution (% FSR)	Conversion Time (μs)	Status Flag Reset
16	15	12	0.024	10 (5)	$t_{12} + 40ns$
2	16	10	0.100	8.5 (4.1)	$t_{10} + 40ns$
4	28	8	0.390	6.8 (3.3)	$t_8 + 40ns$

Table I. Short Cycle Connections

INPUT SCALING

The AD ADC84/AD ADC85/AD5240 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table II. See Figure 10 for circuit detail.




Figure 10. Input Scaling Circuit

Input Signal Range	Output Code	Connect Pin 23 To Pin	Connect Pin 25 To	For Direct Input Connect Input Signal To	For Buffered Input Pin 30 Connect Pin 29 To Pin
$\pm 10V$	COB or CTC	22	Input Signal	25	25
$\pm 5V$	COB or CTC	22	Open	24	24
$\pm 2.5V$	COB or CTC	22	Pin 22	24	24
0V to +5V	CSB	26	Pin 22	24	24
0V to +10V	CSB	26	Open	24	24

Table II. Input Scaling Connections

INPUT VOLTAGE RANGE AND LSB VALUES

Analog Input Voltage Range		$\pm 10V$	$\pm 5V$	$\pm 2.5V$	0V to +10V	0V to +5V
Code Designation		COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***	CSB***
One Least Significant Bit (LSB)	FSR 2^n	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$
	n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
Transition Values						
MSB	LSB					
000 ... 000****	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB
011 ... 111	Mid Scale	0	0	0	+5V	+2.5V
111 ... 110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 + 1/2LSB

NOTES:

- *COB = Complementary Offset Binary
- **CTC = Complementary Two's complement—obtained by using the complement of the most significant bit (MSB). MSB is available to pin 13.
- ***CSB = Complementary Straight Binary.
- ****Voltages given are the nominal value for transition to the code specified.

Table III. Input Voltages and Code Definition

CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 11 and 12, are used for device calibration. To prevent interaction of these two adjustments, Zero is always adjusted first and then Gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and -FSR for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.




Figure 11. Analog and Power Connections for Unipolar 0 to +10V Input Range with Buffer Follower




Figure 12. Analog and Power Connections for Bipolar -10V to +10V Input Range with Buffer Follower

0 to +10V Range: Set analog input to +1LSB = +0.0024V. Adjust Zero for digital output = 1111111110. Zero is now calibrated. Set analog input to +FSR -2LSB = +9.9952V. Adjust Gain for 000000000001 digital output code; full-scale (Gain) is now calibrated. Half-scale calibration check: set analog input to +5.0000V; digital output code should be 0111111111.

-10V to +10V Range: Set analog input to -9.9951V; adjust Zero for 11111111110 digital output (complementary offset binary) code. Set analog input to +9.9902V; adjust Gain for 000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (complementary offset binary) code should be 0111111111.

Other Ranges: Representative digital coding for 0 to +10V and -10V to +10V ranges is given above. Coding relationships and calibration points for 0 to +5V, -2.5V to +2.5V and -5V to

+5V ranges can be found by halving the corresponding code equivalents listed for the 0 to +10V and -10V to +10V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately ±1/4LSB using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level.

GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD ADC84/AD ADC85/AD5240. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD ADC84/AD ADC85/AD5240's supply terminals should be capacitively decoupled as close to the device as possible. A large value capacitor such as 1μF in parallel with a 0.1μF capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.

CLOCK RATE CONTROL ALTERNATE CONNECTIONS

If adjustment of the CLOCK RATE is desired for faster conversion speeds, the CLOCK RATE CONTROL may be connected to an external multi-turn trim potentiometer with a TCR of ±100ppm/°C or less as shown in Figures 13 and 14. If the potentiometer is connected to -15V, conversion time can be increased as shown in Figure 9. If these adjustments are used, delete the connections shown in Table I for pin 17. See Figures 1a or 1b for nonlinearity error vs. conversion speed and Figures 4a or 4b for the effect of the control voltage on clock speed.




Figure 13. 12-Bit Clock Rate Control Optional Fine Adjust




Figure 14. 8-Bit Clock Rate Control Optional Fine Adjust

MICROPROCESSOR INTERFACING

The fast conversion times of the AD ADC84/AD ADC85 and AD5240 suggest several different methods of interface to microprocessors. In systems where the ADC is used for high sampling rates on a single signal which is to be digitally processed, CPU-controlled conversion may be inefficient due to the slow cycle times of most microprocessors. It is generally preferable to perform conversions independently, inserting the resultant digital data directly into memory. This can be done using direct memory access (DMA) which is totally transparent to the CPU. Interface to user-designed DMA hardware is facilitated by the guaranteed data validity on the falling edge of the EOC signal.

Clearly, 12 bits of data must be broken up for interface to an 8-bit wide data bus. There are two possible formats: right-justified and left-justified. In a right-justified system, the least-significant 8 bits occupy one byte and the four MSB's reside in the low nybble of another byte. This format is useful when the data from the ADC is being treated as a binary number between 0 and 4095. The left-justified format supplies the eight most-significant bits in one byte and the 4LSB's in the high nybble of another byte. The data now represents the fractional binary number relating the analog signal to the full-scale voltage. An advantage to this organization is that the most-significant eight bits can be read by the processor as a coarse indication of the true signal value. The full 12-bit word can then be read only when all 12 bits are needed. This allows faster and more efficient control of a process.

Figure 15 shows a typical connection of an 8085-type bus, using a left-justified data format for unipolar inputs. Status polling is optional, and can be read simultaneously with the 4LSBs. If it is desired to right-justify the data, pins 1 through 12 of the AD ADC84/AD ADC85/AD5240 should be reversed,




Figure 15. AD ADC84/AD ADC85/AD5240 - 8085A Interface Connections

as well as the connections to the data bus high and low byte address signals.

When dealing with bipolar inputs ($\pm 5V$, $\pm 10V$ ranges), using the MSB directly yields a complementary offset binary-coded output. If complementary two's complement coding is desired, it can be produced by substituting MSB (pin 13) for the MSB. This facilitates arithmetic operations which are subsequently performed on the ADC output data.

ORDERING GUIDE

Model ¹	Linearity	Temperature Range	Gain T. C. - ppm/ $^{\circ}C$	Conversion Time
AD ADC84-10	$\pm 0.048\%$	0 to $+70^{\circ}C$	± 30	10 μs
AD ADC84-12	$\pm 0.012\%$	0 to $+70^{\circ}C$	± 30	10 μs
AD ADC85C-10	$\pm 0.048\%$	0 to $+70^{\circ}C$	± 40	10 μs
AD ADC85C-12	$\pm 0.012\%$	0 to $+70^{\circ}C$	± 25	10 μs
AD ADC85-10	$\pm 0.048\%$	$-25^{\circ}C$ to $+85^{\circ}C$	± 20	10 μs
AD ADC85-12	$\pm 0.012\%$	$-25^{\circ}C$ to $+85^{\circ}C$	± 15	10 μs
AD ADC85S-10	$\pm 0.048\%$	$-55^{\circ}C$ to $+125^{\circ}C$	± 25	10 μs
AD ADC85S-12	$\pm 0.012\%$	$-55^{\circ}C$ to $+125^{\circ}C$	± 25	10 μs
AD5240KD	$\pm 0.012\%$	0 to $+70^{\circ}C$	± 30	5 μs
AD5240BD	$\pm 0.012\%$	$-25^{\circ}C$ to $+85^{\circ}C$	± 25	5 μs

¹ For complete model number suffixes must be added for "Z" option ($\pm 12V$ operation), linearity. The following guide shows the proper suffix order.
AD ADC (*)-(**)-(***)

*Model Number
**"Z" Version Designator
***Linearity

Typical Part Numbers
AD ADC84-12
AD ADC85SZ-12
AD5240ZKD

ADC1130/ADC1131

FEATURES

- 14-Bit Resolution and Accuracy
- Fast 12 μ s Conversion Time (ADC1131J/K)
- Low 10ppm/ $^{\circ}$ C Maximum Gain TC
- User Choice of Input Range
- No Missing Codes

APPLICATIONS

- Wide Band Data Digitizing
- Multichannel Computer Interface
- High Accuracy Data Acquisition
- X-Ray Tomography
- Nuclear Accelerator Instrumentation

GENERAL DESCRIPTION

The ADC1130 and ADC1131 are high speed analog-to-digital converters packaged in a small 2" x 4" x 0.4" (51 x 102 x 10mm) module, which perform complete 14-bit conversions in 25 μ s and 12 μ s respectively. Using the successive approximations technique, they convert analog input voltages into natural binary, offset binary, or two's complement coded outputs. Data outputs are provided in both parallel and non-return-to-zero serial form.

Four analog input ranges are available: 0 to +20V, 0 to +10V, \pm 10V, \pm 5V. The user selects the desired range by making appropriate connections to the module terminals. The ADC1130 and ADC1131 can also be connected so as to perform conversions of less than 14 bit resolution with a proportionate decrease in conversion time.

TIMING

As shown in Figure 1, the leading edge of the convert command set the MSB output to Logic "0" and the CLOCK OUT, STATUS, MSB, and BIT 2 through BIT 12 outputs to Logic "1". Nothing further happens until the convert command returns to Logic "0", at which time the clock starts to run and the conversion proceeds.

With the MSB in the Logic "0" state, the internal digital-to-analog converter's output is compared with the analog input. If the D/A output is less than the analog input, the first "0" to "1" clock transition resets the MSB to Logic "1". If the D/A output is greater than the analog input, the MSB remains at Logic "0".

The first "0" to "1" clock transition also sets the BIT 2 output to Logic "0" and another comparison is made. This process continues through each successive bit until the BIT 14 (LSB) comparison is completed. At this point the STATUS and CLOCK OUT return to Logic "0" and the conversion cycle ends.

The serial data output is of the non-return-to-zero (NRZ) format. The data is available, MSB first, 20ns after each of the four-teen "0" to "1" clock transitions.

ADC1130/ADC1131 FUNCTIONAL BLOCK DIAGRAM





Figure 1. Timing Diagram

SPECIFICATIONS (typical @ +25°C unless otherwise noted)

MODEL	HIGH SPEED 12 μ s ADC1131		MEDIUM SPEED 25 μ s ADC1130
	J	K	
RESOLUTION, BITS	14	14	14
CONVERSION TIME (max)	12 μ s	12 μ s	25 μ s
ACCURACY			
Integral Nonlinearity Error (LSB)	$\pm 1/2$ (max)	*	*
Differential Nonlinearity Error (LSB)	$\pm 1/2$ (1 max)	$\pm 1/2$ (max)	$\pm 1/2$ (1 max)
Missing Codes	No missing codes	*	*
TEMPERATURE COEFFICIENTS			
Gain ppm/ $^{\circ}$ C	± 12 (max)	± 7 (+10 max)	± 12 max
Unipolar Offset	± 0.7 (± 3 max)	*	*
Bipolar Offset	± 3 (± 7 max)	*	*
INPUT VOLTAGE RANGES	$\pm 5V, \pm 10V, +10V, +20V$	*	*
INPUT IMPEDANCE (10V RANGE)	2500 Ω	*	*
CONVERT COMMAND	Positive Pulse, 200ns min, 400ns max Leading Edge Resets, Trailing Edge Starts, TTL/DTL Compatible	*	*
PARALLEL DATA OUTPUT			
Unipolar	Positive True Binary	*	*
Bipolar	Positive True Offset Binary, Two's Complement	*	*
SERIAL DATA OUTPUT			
Unipolar	Positive True Binary	*	*
Bipolar	Positive True Offset Binary	*	*
STATUS OUTPUT	'1' During Conversion. Complement also available TTL/DTL Compatible.	*	*
LOGIC FANOUTS AND LOADINGS			
Convert Command Input	1TTL Unit Load	*	*
Clock Input	3TTL Unit Loads	*	*
Short Cycle Input	1TTL Unit Load	*	*
Parallel Data Outputs	3TTL Unit Loads/Bit	*	*
Serial Data Output	8TTL Unit Loads	*	*
STATUS Output	2TTL Unit Loads	*	*
STATUS Output	12TTL Unit Loads	*	*
Clock Output	4TTL Unit Loads	*	*
POWER REQUIREMENTS			
+15V $\pm 5\%$ @ 40mA	*	*	*
-15V $\pm 5\%$ @ 60mA	*	*	*
+5V $\pm 5\%$ @ 250mA	*	*	*
POWER SUPPLY SENSITIVITY			
To $\pm 15V$ Tracking Supplies			
Gain	± 4.5 ppm/ $\% \Delta V_S$	*	*
Zero	± 4.5 ppm/ $\% \Delta V_S$	*	*
To $\pm 15V$ Non-Tracking Supplies			
Gain	± 10 ppm/ $\% \Delta V_S$	*	*
Zero	± 7 ppm/ $\% \Delta V_S$	*	*
TEMPERATURE RANGE			
Operating	0 to +70 $^{\circ}$ C	*	*
Storage	-55 $^{\circ}$ C to +85 $^{\circ}$ C	*	*

*Same Specifications as ADC1131J.

NOTES:


¹ Offset (zero) and gain errors are adjustable to zero by means of external potentiometers. See Figure 5 for proper connection.

² Recommended power supply: Analog Devices model 923.

Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



NOTE:
Terminal pins installed only in shaded hole locations.

Module weight: 3.5 ounces (99.3 grams).
All pins are gold plated half-hard brass (MIL-G-45204), 0.019" \pm 0.001" (0.48 \pm 0.03mm) dia.

Applying the ADC1130, ADC1131

ANALOG INPUT CHARACTERISTICS

The input circuit of the ADC1130 and ADC1131 are shown in block diagram form.




Figure 2. Input Circuit Block Diagram

When the converters are connected as a unipolar device, Pin 19 is left open circuit and, thus, no offset current is applied to the comparator input. The 0 to +10V input signal applied to Pin 6 (or the 0 to +20V input signal applied to Pin 5) develops a 0 to +4mA current which is compared to the 0 to -4mA output of the D/A converter. A voltage between +15V and -15V can be applied to Pin 20 from the wiper of a 100kΩ potentiometer to adjust the zero point by ±40LSB. To reduce the range of this trim padding resistors should be used.

With the offset output, Pin 22, connected to Pin 19, a +2mA offset current is applied to the comparator input. The ADC1130 and ADC1131 will then accept bipolar inputs of ±5V at Pin 6, or ±10V at Pin 5 and compare the 0 to +4mA sum of the offset and input signal currents to the 0 to -4mA D/A converter output. The offset adjustment potentiometer is once again used as described in the preceding paragraph.

Signal ground sense, Pin 23, should normally be jumpered to analog ground, Pin 3. In the event that an offset voltage is developed in the ground wiring, it may be possible to eliminate its effect by connecting Pin 23 directly to the signal or analog ground of the device feeding the analog input signal to the ADC. In any case, Pin 23 must not be left open.

If a high input impedance is required, it can be achieved by using a high speed operational amplifier as an input buffer.

PARALLEL DATA OUTPUT

These converters produce natural Binary Coded outputs when configured as a unipolar device. As a bipolar device, they can produce either Offset Binary or Two's Complement output codes. The most significant bit is represented by Pin 72 (MSB output) for Binary and Offset Binary codes, or by Pin 70 (MSB output) for the Two's Complement code. Tables I and II illustrate the relationship between analog input and digital output for all three codes.

ANALOG INPUT		DIGITAL OUTPUT
0 to +10V Range	0 to +20V Range	Binary Code
+9.9994V	+19.9988V	11111111111111
+5.0000V	+10.0000V	10000000000000
+1.2500V	+2.5000V	00100000000000
+0.0006V	+0.0012V	00000000000001
+0.0000V	+0.0000V	00000000000000

Table I. Nominal Unipolar Input-Output Relationships

±5V Range	±10V Range	Offset Binary Code	Two's Complement Code
+4.9994V	+9.9988V	11111111111111	01111111111111
+2.5000V	+5.0000V	11000000000000	01000000000000
+0.0006V	+0.0012V	10000000000001	00000000000001
+0.0000V	+0.0000V	10000000000000	00000000000000
-5.0000V	-10.0000V	00000000000000	10000000000000

Table II. Nominal Bipolar Input-Output Relationships

SERIAL DATA OUTPUT

The serial data output, available on Pin 32, is of the non-return-to-zero format. The data is transmitted MSB first and is Binary coded for unipolar units and Offset Binary coded for bipolar units.

Figure 3, shown below, indicates one method for transmitting data serially using only three wires (plus a digital ground). The data is clocked into a receiving shift register using the delayed clock output of the converter.




Figure 3. Serial Data Transmission

The timing diagram presented in Figure 4 shows that the converter's clock output must be delayed by an amount of time greater than or equal to the sum of the receiving shift register setup time plus the 20ns clock output to serial output delay.




Figure 4. Serial Data Timing Diagram

The 50ns span between the time that the last serial output bit is available and the time that the STATUS output returns to zero insures that the data in the shift register will be valid on the "1" to "0" transition of the STATUS signal.

GAIN AND OFFSET ADJUSTMENTS

The potentiometers used for making gain and offset adjustments are connected as shown in Figure 5. Note that a jumper




Figure 5. Adjustment Connections

is connected between Pin 19 and Pin 22 for bipolar operation; these pins *must* be left open for unipolar operation.

Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable. It should be capable of being set to within $1\mu\text{V}$ of the desired value at both ends of its range.

The gain and offset calibrations will be independent of each other if the offset adjustment is made first. These adjustments are not made with zero and full scale input signals and it may be helpful to understand why. An A/D converter will produce a given digital output for a small range of input signals, the nominal width of the range being one LSB. If the input test signal is set to a value which should cause the output of the converter to be on the verge of switching from one digital value to the adjacent digital value, the unit can be calibrated so that it does change values at just that point. With a high speed convert command rate and a visual display, these adjustments can be performed in a very accurate and sensitive way. Analog Devices' *Analog-Digital Conversion Notes* gives more detailed information on testing and calibrating A/D and D/A converters.

OFFSET CALIBRATION

For the 0 to +10V unipolar range set the input voltage precisely to +0.0003V; for 0 to +20V units set it to +0.0006V. Adjust the zero potentiometer until the converter is just on the verge of switching from 00 0 to 00 1.

For the $\pm 5\text{V}$ bipolar range set the input voltage precisely to -4.9997V; for $\pm 10\text{V}$ units set it to -9.9994V. Adjust the zero potentiometer until offset binary coded units are just on the verge of switching from 00 0 to 00 1 and two's complement coded units are just on the verge of switching from 100 . . . 0 to 100 . . . 1.

GAIN CALIBRATION

Set the input voltage precisely to +19.9982V for 0 to +20V units, +9.9991V for 0 to +10V units, +4.9991V for $\pm 5\text{V}$ units, or +9.9982V for $\pm 10\text{V}$ units. Note that these values are $1\frac{1}{2}$ LSB's less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 11 . . . 0 to 11 . . . 1 and two's complement coded units are just on the verge of switching from 011 . . . 10 to 011 . . . 11.

POWER SUPPLY AND GROUNDING CONNECTIONS

These converters do not have an internal connection between analog power ground and digital ground and, thus, a connection must be provided in the external circuitry. The choice of

an optimum "star" point for these grounds is an important consideration in the performance of the system. No strict rules can be given, only the general guidelines that the grounding should be arranged in such a manner as to avoid ground loops and to minimize the coupling of voltage drops (on the high current carrying logic supply ground) to the sensitive analog circuit sections. One suggested approach is shown in Figure 6.




Figure 6. Power Supply and Grounding Connections

The $\pm 15\text{V}$ and +5V power supplies must be externally bypassed with $15\mu\text{F}$ (+35V tantalum) capacitors. These capacitors should be connected between Pin 27 and Pin 3, between Pin 25 and Pin 3, and between Pin 29 and Pin 30. Capacitor connections should be made as close to the module pins as possible.

CLOCK CONNECTIONS

When the converters are used with their own internal clock, Pin 36 is simply jumpered to Pin 35. When the internal clock is not used, Pin 36 is grounded and an external clock capable of driving three TTL loads is connected to Pin 35. The convert command should be synchronized with the external clock.

REPETITIVE CONVERSIONS

When making repetitive conversions, a new convert command may be initiated any time after the "1" to "0" transition of the STATUS output. The STATUS output may not, however, be connected directly to the CONVERT COMMAND input for the purpose of automatically generating convert command pulses.

SHORT CYCLE CONNECTIONS

When the converters are operated as a 14-bit device, Pin 37 is left open. If, however, it is to perform conversions of less than 14 bits, Pin 37 is connected to the N+1 bit output (where N is the number of bits in the conversion). The conversion time in this mode of operation is $T_C \times N/14$ where T_C is the conversion time of the particular model when operated at 14-bit resolution.

ADC1140

FEATURES

Guaranteed Nonlinearity: $\pm 0.003\%$ FSR max
 35 μ s Maximum Conversion Time
 Small Size 2" \times 2" \times 0.4"
 Wide Power Supply Operation: ± 12 V to ± 17 V

APPLICATIONS

Process Control Data Acquisition
 Seismic Data Acquisition
 Nuclear Instrumentation
 Medical Instrumentation
 Pulse Code Modulation Telemetry
 Industrial Scales
 Robotics


GENERAL DESCRIPTION

The ADC1140 is a low cost 16-bit successive-approximation analog-to-digital converter having a 35 μ s maximum conversion time. This converter provides high accuracy, high stability and low power consumption all in a 2" \times 2" \times 0.4" module.

High accuracy performance such as integral and differential nonlinearity of $\pm 0.003\%$ FSR max are both guaranteed. Guaranteed stability such as differential nonlinearity TC of ± 2 ppm/ $^{\circ}$ C maximum, offset TC of ± 30 μ V/ $^{\circ}$ C maximum, gain TC of ± 12 ppm/ $^{\circ}$ C maximum and power supply sensitivity of $\pm 0.002\%$ of FSR/% V_S are also provided by the ADC1140.

The ADC1140 makes extensive use of both integrated circuit and thin-film components to obtain excellent performance, small size and low cost. The internal 16-bit DAC incorporates Analog Devices' proprietary thin-film resistor technology and proprietary CMOS current-steering switches. A low noise reference, low power comparator and low power successive-approximation register are also used to optimize the ADC1140's design (shown in Figure 1).

ADC1140 FUNCTIONAL BLOCK DIAGRAM



The ADC1140 can operate with power supplies ranging from ± 12 V to ± 17 V and has provisions for a user supplied external reference. Four analog input voltage ranges are selectable via pin programming: ± 5 V, ± 10 V, 0 to $+5$ V and 0 to $+10$ V. Bipolar coding is provided in the offset binary and two's complement formats with unipolar coding displayed in true binary.

SPECIFICATIONS (typical @ +25°C ±V_S = ±15V, V_{CC} = +5V, V_{REF} = +10.0V unless otherwise specified)

Model	ADC1140
RESOLUTION	16 Bits
CONVERSION TIME	35μs max
ACCURACY ¹	
Nonlinearity Error	±0.003% FSR ² max
Differential Nonlinearity Error	±0.003% FSR ² max
STABILITY	
Differential Nonlinearity	+2ppm/°C max
Gain (with internal reference)	±12ppm/°C max
(without internal reference)	±4ppm/°C max
Unipolar Offset	±30μV/°C max
Bipolar Offset	±7ppm/°C max
POWER SUPPLY SENSITIVITY	±0.002% FSR/% V _S
ANALOG INPUT	
Voltage Ranges	
Bipolar	±5V, ±10V
Unipolar	0 to +5V, 0 to +10V
Input Resistance	
0 to +5V	2.5kΩ
0 to +10V, ±5V	5.0kΩ
±10V	10.0kΩ
External Reference Input ³	
Voltage Range	0 to +12V
Input Resistance	2.5kΩ
DIGITAL INPUT	
Convert Command	Positive Pulse, 100ns Width min Negative Edge Triggered
Logic Loading	1TTL Load
DIGITAL OUTPUT	
Parallel Output Data	
Unipolar	Binary (BIN)
Bipolar	Offset Binary (OBIN) Two's Complement
Output Drive	1TTL Load
Status	Logic "1" During Conversion
Output Drive	1TTL Load
INTERNAL REFERENCE VOLTAGE	+10V, ±0.3%
External Load Current	
(Rated Performance)	2mA max
Temperature Stability	±8.5ppm/°C max
POWER REQUIREMENTS ⁴	
Voltage (Rated Performance)	±15V ±3%, +5V ±3%
Voltage (Operating)	±12V to ±17V, +4.75V to +5.25V
Supply Current Drain	
±15V	±25mA
+5V	150mA
TEMPERATURE RANGE	
Specified	0 to +70°C
Operating	-25°C to +85°C
Storage	-55°C to +85°C
SIZE	2" × 2" × 0.4" (51 × 51 × 10.4mm)
Weight	1.2 oz (33g)

NOTES

¹ Offset and gain error are adjustable to zero by means of external potentiometers. See Figure 3 for proper connection.

² FSR means Full Scale Range.


³ Rated performance is specified with +10.0V reference.

⁴ Recommended Power Supply: Analog Devices Model 923.

Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



MATING CONNECTORS

AC1577 (2 REQUIRED)

PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	+5V	32	+15V
2	DIGITAL GROUND	31	-15V
3	MSB	30	ANALOG GROUND
4	MSB	29	ANALOG IN 1
5	BIT 2	28	ANALOG IN 2
6	BIT 3	27	ANALOG IN 3
7	BIT 4	26	+10V REF OUT
8	BIT 5	25	REFERENCE IN
9	BIT 6	24	OFFSET ADJUST
10	BIT 7	23	NOT USED
11	BIT 8	22	STATUS
12	BIT 9	21	CONVERT COMMAND
13	BIT 10	20	NOT USED
14	BIT 11	19	LSB
15	BIT 12	18	BIT 15
16	BIT 13	17	BIT 14

OTHER HIGH RESOLUTION PRODUCTS FROM ANALOG DEVICES:

- 14-Bit/15-Bit Sampling A/D Converters; DAS1152/53
 - 25kHz (14-Bit)/20kHz (15-Bit) throughput rates
 - Second Source to A/D/A/M824 and A/D/A/M825 Modules
- 14-Bit/15-Bit Low Level Data Acquisition Systems: DAS1155/56
 - 25kHz (14-Bit)/20kHz (15-Bit) throughput rates
 - High Performance PGIA (1V/V–1000V/V), SHA and A/D Converter
- 14-Bit Sample-Hold Amplifier: SHA1144
 - Acquisition Time: 8μs max to ±0.003% (20V step)

OPERATION

For operation, the only connections to the ADC1140 that are necessary are the power supplies, internal or external reference, input voltage pin programming, convert command and digital output. Refer to Table 1 for input pin programming and Figure 3 for offset and gain calibration.




Figure 2. Analog Input Block Diagram

ANALOG INPUT PROGRAMMING

The analog input section consists of three analog input terminals. Analog input range selection is accomplished by pin programming as shown in Table 1.

In the unipolar mode, a 0 to +10V or a 0 to +5V input signal develops a 0 to +2mA current that is compared to the 0 to -2mA (shown in Figure 2) current output of the DAC.

In the bipolar mode, a +1mA offset current from the reference is applied to the comparator input via pin programming connections. The ADC1140 can then accept either $\pm 5V$ or $\pm 10V$ inputs. These inputs again will be converted to current and compared with the DAC's 0 to -2mA current output.

Input Signal Range	Coding	Connect Signal To Pin(s)	Connect Pin 26 To Pin*	Connect Pin 30 To Pin(s)
$\pm 10V$	OBIN, Two's Comp	28	27	29, 2
$\pm 5V$	OBIN, Two's Comp	29	27	28, 2
0 to +5V	BIN	27, 28, 29	Open	2
0 to +10V	BIN	27, 28	Open	29, 2

*If Internal Reference is used, Pins 25 and 26 must be connected together through a 50 Ω potentiometer or 24.9 Ω fixed resistor (see Figure 3 and the gain calibration section).

Table 1. Analog Input Voltage Pin Programming

OPTION OFFSET & GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero by potentiometers as shown in Figure 3. Proper offset and gain calibration requires great care and the use of an accurate and stable voltage reference. The voltage standard used as a signal source must be very stable. It should be capable of being set to within 1 μV of the desired value at both ends of its range. The potentiometers selected should be of the good quality Cermet type. Multi-turn potentiometers having ten to fifteen turns and 100ppm/ $^{\circ}C$ temperature coefficients will be adequate. The temperature coefficients contributed by these Cermet potentiometers will be less than 0.1ppm/ $^{\circ}C$.

By adjusting the offset first, gain and offset adjustments will remain independent of each other.




Figure 3. Offset and Gain Calibration

OFFSET CALIBRATION

For 0 to +10V range, set the input voltage precisely to +76 μV ; for 0 to +5V range, set it at +38 μV . Adjust the zero potentiometer until the binary coded converter is just on the verge of switching from 000...00 to 000...01.

For $\pm 5V$ range, set the input voltage precisely to -4.999924V; for $\pm 10V$ range, set it at -9.999847V. Adjust the zero potentiometer until the offset binary coded units are just on the verge of switching from 000...00 to 000...01 and the two's comp. coded units are just on the verge of switching from 100...0 to 100...1.

GAIN CALIBRATION

Set the input voltage precisely at +9.99977V for 0 to +10V input range, +4.99977V for $\pm 5V$ input range, +9.99954V for $\pm 10V$ input range, or +4.99988V for 0 to +5V input range, adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 111...0 to 111...1 and two's comp. coded units are just on the verge of switching from 011...10 to 011...11. Note that these values are 1 1/2 LSBs less than nominal full scale.

POWER SUPPLY AND GROUNDING CONNECTIONS

The analog power ground (pin 30) and digital ground (pin 2) are not connected internally. The connection must be made externally. The choice of an optimum "star" point is an important consideration in avoiding ground loops and to minimize coupling between the analog and digital sections. One suggested approach is shown in Figure 4.

Because the ADC1140 contains high quality tantalum capacitors on each of the power supply inputs to ground, external bypass capacitors are not required.




Figure 4. Power Supply and Grounding Techniques

ADC1140 TIMING

Conversion is initiated with the negative going edge of the Convert Command pulse as shown in Figure 5. The Convert Command pulse width must be a minimum of 100ns. Once the conversion process is initiated, it cannot be retrigged until after the end of conversion.

With the negative edge of the Convert Command pulse, all internal logic is reset. The MSB is set low with the remaining digital outputs set to logic high state, and the status line is set high and remains high thru the full conversion cycle.

During conversion each bit, starting with the MSB, is sequentially switched low at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 16-bit conversion taking 35µs maximum. At this time, the STATUS line goes low signifying that the low conversion is complete.




Figure 5. ADC1140 Timing Diagram

ANALOG INPUT/OUTPUT RELATIONSHIPS

The ADC1140 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is displayed on pin 4 for the binary and offset binary codes or on pin 3 for the two's complement code. Table II shows the unipolar analog input/digital output relationships. Table III shows the bipolar analog input/digital output relationships for offset binary code and two's complement codes.

Analog Input		Digital Output
0 to +5V Range	0 to +10V Range	Binary Code
+4.999924V	+9.99985V	1111 1111 1111 1111
+2.50000V	+5.00000V	1000 0000 0000 0000
+1.25000V	+2.50000V	0100 0000 0000 0000
+0.62500V	+1.25000V	0010 0000 0000 0000
+0.000076V	+0.000153V	0000 0000 0000 0001
+0.00000V	+0.00000V	0000 0000 0000 0000

Table II. Unipolar Input/Output Relationships

Analog Input		Digital Output	
±5V Range	±10V Range	Offset Binary Code	2's Complement Code
+4.99985V	+9.99970V	1111 1111 1111 1111	0111 1111 1111 1111
+2.50000V	+5.00000V	1100 0000 0000 0000	0100 0000 0000 0000
+0.000153V	+0.000305V	1000 0000 0000 0001	0000 0000 0000 0001
+0.00000V	+0.00000V	1000 0000 0000 0000	0000 0000 0000 0000
-5.00000V	-10.00000V	0000 0000 0000 0000	1000 0000 0000 0000

Table III. Bipolar Input/Output Relationships

HIGH RESOLUTION DATA ACQUISITION SYSTEM

Shown in Figure 6 is a high resolution data acquisition system. Here the SHA1144, a high resolution sample-and-hold amplifier, is used to drive the ADC1140. Conversion is initiated by the

negative edge of the convert command pulse. At this time the STATUS pulse goes low causing the SHA1144 to go from the sample mode to the hold mode. When the conversion is complete, 35µs later, the STATUS pulse goes low, thus placing the SHA1144 in the sample mode.




Figure 6. High Resolution Data Acquisition System

EXTERNAL REFERENCE

The ADC1140 is capable of operating with an external +10.0V reference. Simply disconnect the gain trim potentiometer from pin 26 and connect it to the external reference as shown in Figure 7. The external reference output must appear as a low impedance and must remain very stable during conversion to insure that accuracy is maintained. Gain error is adjusted as previously discussed in the gain calibration section.




Figure 7. External Reference

The ADC1140 is factory tested and calibrated with the internal +10.0V reference voltage but nonstandard external voltages can be used with the digital output coding being determined by the formula shown in Figure 7.

PIA INTERFACE

The ADC1140 can be used with a PIA to interface directly to a microprocessor. As shown in Figure 8 the 16-bit output of the ADC1140 is split into two 8-bit bytes. Part A of the PIA is programmed to read the eight most-significant-bits while Part B reads the eight least-significant-bits. Output CB2 is used to start the ADC1140 conversion process. CB1, of the PIA, is used to sense the STATUS of the ADC1140 so that the end of conversions can be determined. The control bus, address bus, and data bus are then connected directly to the microprocessor.

With the use of PIAs, control of one or more ADC1140s can be accomplished in many different configurations.




Figure 8. ADC1140 Interface to PIA


FEATURES

10-Bit Resolution
40MHz Word Rate
Single 35-In² PC Board
ECL Compatible
No External Circuits Required

APPLICATIONS

Radar Digitizing
Medical Instrumentation
Digital Communications
Spectrum Analysis
Transient Analysis

CAV-1040 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Analog Devices Model CAV-1040 A/D converter is a "system solution" which combines 10-bit resolution, 40MHz word rates, and small size to solve high-speed digitizing problems. Its design is based on proven concepts introduced in the MOD-1020 and MOD-1205 A/D Converters and takes advantage of recent advances in technology to achieve a new level of performance in high-resolution converters.

It is pin-for-pin compatible with the industry's first 10-bit, 20MHz A/D, the MOD-1020. But it *doubles* the word rate of its predecessor, making it possible for system designers to upgrade their systems without new layouts.

This remarkable converter is a complete answer to the question of digitizing radar, video, and/or other high-frequency inputs; it

includes a track-and-hold, along with encoding and timing circuits. The CAV-1040 is an ideal choice for the designer who needs state-of-the-art performance in high-resolution, ultra-high-speed A/D conversion.

For applications requiring maximum analog bandwidth, the CAV-1040A is the choice. In this version, the input operational amplifier and its associated offset and gain controls have been eliminated; this effectively doubles the analog input bandwidth.


All inputs and outputs are ECL compatible. Analog input impedance is 250 ohms on 1V range; 500 ohms on 2V range. The A/D requires only an encode command and external power supplies for operation. The CAV-1040 is repairable and backed by Analog Devices' limited one-year warranty.

SPECIFICATIONS (typical at +25°C with nominal power supplies unless otherwise noted)

Model	Units	CAV-1040	CAV-1040A
RESOLUTION (FS = Full Scale)	Bits	10	*
	%FS	0.1	*
LSB WEIGHT	1V p-p FS	1	N/A
	2V p-p FS	2	*
ACCURACY (Including Linearity) @ dc	Monotonicity	% FS \pm 1/2LSB	0.05
	Nonlinearity Vs. Temperature	ppm/°C	10
	Offset vs. Temperature	ppm/°C (max)	200 (300)
	Gain vs. Temperature	ppm/°C (max)	50 (100)
	Gain vs. Temperature	ppm/°C (max)	50 (100)
DYNAMIC CHARACTERISTICS	In-Band Harmonics¹		
	500kHz input	dB below FS, min	65
	2.3MHz input	dB below FS, min	55
	9.3MHz input	dB below FS, min	48
	Conversion Time ²	ns	100 + 1 clock period
	Conversion Rate	MHz, max	40
	Aperture Uncertainty (Jitter)	ps, rms max	20
	Effective Aperture Delay Time ³ (\pm 2 σ tolerance unit-to-unit)	ns	-2
	Signal to Noise Ratio (SNR) ⁴	dB, min	56
	Noise Power Ratio (NPR) ⁵	dB (min)	50 (47)
	Transient Response ⁶	ns	50
	Overvoltage Recovery ⁷	ns	50
	Input Bandwidth	MHz	30
	Small Signal, 3dB ⁸	MHz	20
	Large Signal, 3dB ⁹	MHz	20
Two-Tone Linearity (@ Input Frequencies) ¹⁰ (360kHz; 390kHz)	dB below FS, min	67	
Differential Phase ¹¹	°	0.5	
Differential Gain ¹¹	%	1	
ANALOG INPUT			
Voltage Range	V, p-p FS	1	N/A
Input Pin 9 & 10 Connected	V, p-p FS	2	N/A
Input Pin 9 or 10	V, max	\pm 4	*
Input Pin 9	V, p-p FS	N/A	2 \pm 2%
Input Type		Either Unipolar or Bipolar	Bipolar only
Impedance	Ohms	250	N/A
1V Input Range	Ohms	500	*
2V Input Range	mV	Adjustable to Zero with On-Card Potentiometer	\pm 4 (Not adjustable)
Offset	ppm/°C (max)	200 (300)	*
vs. Temperature	ppm/°C (max)	200 (300)	*
ENCODE COMMAND INPUT¹²			
Logic Levels, ECL-Compatible (Balanced Input)	V	"0" = -1.7 "1" = -0.9	*
Impedance (Line-to-Line)	Ohms, max	100	*
Rise and Fall Times	ns, max	5	*
Width	ns	10	*
Min	ns	10	*
Max	ns	70% of Encode Command period	*
Frequency ¹³	MHz	dc to 40	*
DIGITAL OUTPUT			
Format	Bits	10 Parallel; NRZ	*
Logic Levels, ECL-Compatible (Balanced Output)	V	"0" = -1.7 "1" = -0.9	*
Drive (Line-to-Line)	Ohms, min	75	*
Time Skew	ns, max	5	*
Coding		Binary (BIN); 2's Complement (2SC)	Compl. Binary (CBIN) Compl. 2's Compl. (C2SC)
DATA READY OUTPUT			
Logic Levels, ECL-Compatible (Balanced Output)	V	"0" = -1.7 "1" = -0.9	*
Drive (Line-to-Line)	Ohms, min	75	*
Rise and Fall Times	ns, max	5	*
Duration	ns (max)	10 (\pm 2)	*
POWER REQUIREMENTS¹⁴			
+15V \pm 5%	mA, max	375	*
-15V \pm 5%	mA, max	200	*
+5V \pm 5%	mA, max	25	*
-5.2V \pm 5%	A, max	2.5	*
Power Consumption	W (max)	20 (22)	*
TEMPERATURE RANGE			
Operating	°C	0 to +70	*
Storage	°C	-55 to +85	*
Cooling Air Requirements	LFPM	500	*
	(Linear Feet Per Minute)		
CONSTRUCTION			
Single Printed Circuit Card	Inches	7.0 x 5.0 x 0.5	*
MEAN TIME BETWEEN FAILURES ¹⁵	Hours		3.22 x 10 ⁴

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	GROUND	19	BIT 8
2	ENCODE COMMAND	20	BIT 7
3	ENCODE COMMAND	21	BIT 7
4	GROUND	22	BIT 6
5	-5.2V	23	BIT 6
6	+15V	24	BIT 5
7	-15V	25	BIT 5
8	GROUND	26	BIT 4
9	ANALOG INPUT #1	27	BIT 4
10	ANALOG INPUT #2	28	BIT 3
11	+5V	29	BIT 3
12	GROUND	30	BIT 2
13	GROUND	31	BIT 2
14	BIT 10	32	BIT 1
15	BIT 10	33	BIT 1
16	BIT 9	34	DATA READY
17	BIT 9	35	GROUND
18	BIT 8	36	DATA READY

ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE ADC.

NOTES

- ¹In-Band Harmonics expressed in terms of spurious in-band signals and related harmonics generated at 40MHz encode rate.
 - ²Measured from leading edge Encode Command to trailing edge Data Ready; use trailing edge to strobe output data into external circuits (see Text).
 - ³See text for Effective Aperture Delay Time description.
 - ⁴Rms signal to rms noise ratio with 500kHz analog input.
 - ⁵Dc to 8.2MHz white noise bandwidth with slot frequency of 3.886MHz, and encode rate of 40MHz.
 - ⁶For full-scale step input, 10-bit accuracy attained in specified time.
 - ⁷Recovers to 10-bit accuracy in specified time after 2 x FS input overvoltage.
 - ⁸With analog input 40dB below FS.
 - ⁹With FS analog input. (Large-signal bandwidth flat within 0.2dB, dc to 8MHz on CAV-1040; dc to 20MHz on CAV-1040A.)
 - ¹⁰Each input frequency applied at level 7dB below full scale.
 - ¹¹Differential phase and differential gain measured with 20-IRE unit reference.
 - ¹²Transition from digital "0" to digital "1" initiates encoding.
 - ¹³For operation at word rates below 500kHz, consult factory.
 - ¹⁴ \pm 15V must be equal and opposite within 200mV and track over temperature.
 - ¹⁵Calculated using MIL HNBK-217; +25°C Ambient; Ground Fixed; 500 LFPM Air Flow.
- *Specifications same as CAV-1040.
*Specifications subject to change without notice.

THEORY OF OPERATION

Refer to the block diagram of the CAV-1040.

The OFFSET and GAIN controls shown on this diagram are exclusive to the model CAV-1040; they are not included in the model CAV-1040A. In the latter unit, the input operational amplifier is replaced by a buffer amplifier. As shown in the SPECIFICATIONS table, this difference in the front-end design causes the CAV-1040A to have only one input range (2V p-p); and materially increases the bandwidth of the converter.

Analog input signals to be digitized are applied through the input amplifier to a track-and-hold (T/H) amplifier which is normally operating as a buffer amplifier in the "track" mode, following all changes in analog input as they occur. The user of the CAV-1040 determines the point at which the analog signal is to be digitized by applying an Encode Command.

The leading edge of the encode command causes the track-and-hold to switch momentarily to the "hold" mode of operation, "freezing" the analog input signal long enough to begin the digitizing process.

In the CAV-1040, Effective Aperture Delay Time is defined as the interval between the leading edge of the encode command and that instant when the input signal is equal to the sampled value.

Basically, effective aperture delay time is a measure of the difference between the analog and digital delay ($t_d - t_a$) and can assume a zero, positive, or negative value depending on the comparative lengths of the two delays. In the CAV-1040, the analog delay (t_a) is greater than the switching delay (t_d), and causes the unit to hold an input voltage which occurred before the encode command because the track-and-hold sees a delayed version of the input signal.

Effective aperture delay time is different between the CAV-1040 and the CAV-1040A because the input amplifier of the CAV-1040 adds approximately 10 nanoseconds of analog delay to the signal path.

The "held" value of analog signal at the output of the T/H is applied to a 5-bit encoder. It is also applied through a buffer amplifier to an analog delay circuit, whose time delay is equal to

the interval required for the first step of the digitizing/reconstruction process.

After being digitized to 5-bit accuracy, the held value from the T/H is applied through registers to a 5-bit D/A converter which has 12-bit accuracy. Via a second set of registers, the same digital signal is directed to the digital correction logic circuits. The data stored in these latter registers will eventually represent Bits 1-5 of the 10-bit digital output of the CAV-1040.

The inverted, reconstructed output of the D/A converter becomes one input to an operational amplifier, whose other input is the delayed analog signal from the delay line. At the output of the wideband, fast-settling op amp, the resulting signal represents the residue which remains after a 5-bit digital representation of the analog input has been subtracted from that input.

This residue, or error, signal is encoded by a second converter and is applied as 6-bit digital information to the digital correction logic circuits which contain Bits 1-5.

The correction circuits combine the 5-bit and 6-bit bytes of data to compensate for possible nonlinearities and other errors to assure the final 10-bit output of the CAV-1040 is 10-bit accurate.

Expressed in its simplest terms, the digital correction logic circuits use the information in the 6-bit signal to determine what modifications of Bits 1-5 may be necessary. The value of the MSB in the 6-bit byte establishes whether the 5-bit data are passed "as is" or whether they are increased by a value of binary "1". The remaining bits (2-6) of the 6-bit byte become Bits 6-10 of the CAV-1040 digital output.

Digitally corrected subranging (DCS), the innovative technique described here, helps compensate for a wide range of potential errors which could otherwise be avoided only if the CAV-1040 design included expensive, high precision components.

The use of 11 bits to obtain an accurate 10 bits of output cannot prevent gain error, track/hold droop error, linearity error, offset error, or any of the other inherent characteristics of "real world" A/D converters. But DCS can, and does, help nullify their effects and makes it economically feasible to accomplish high-speed, high-resolution digitizing of analog signals.




Figure 1. CAV-1040 Timing Diagram

CAV-1040 TIMING

Refer to Figure 1, the CAV-1040 Timing Diagram.

The intervals which are shown represent a continuous update rate of approximately 15.5MHz, which is considerably below the maximum capabilities of the CAV-1040. But that frequency helps to illustrate the "pipeline delay" characteristic of the converter.

At this word rate, spacing between encode commands is approximately 65 nanoseconds; and three encode commands have occurred before the data associated with the first command are valid. In Figure 1, this pipeline delay has a total time of approximately 155 nanoseconds (90ns + 65ns). This interval will be different at other word rates, but will always include 90ns; depending upon the update rate, either more or fewer encode commands may occur before the first data are available.

After the initial delay, valid data will be available at the word rate dictated by encode commands. Note that the spacing between Encode Command #1 and Encode Command #2 is equal to one encode period. This is the same spacing as between Data Ready #1 and Data Ready #2, and is also the spacing between the first and second groups of valid data.

System timing can be adjusted as necessary to take into account the pipeline delay effects and assure that the data of interest are strobed out of the converter at the appropriate time.

Figure 1 also illustrates why the trailing edge of the Data Ready pulse is recommended as the strobe for output data. Typically, data begin changing with the leading (rising) edge of each Data Ready pulse; they will be fully settled at the time of the trailing (falling) edge and available for use in external circuits.

Another possibility for strobing the output data is to use the DATA READY pulse. Its trailing edge occurs at the same time as the trailing edge of the DATA READY signal, but is a rising edge, which may facilitate its use as a strobe.

ANALOG INPUT RANGE OPTIONS

Refer to Figure 2.

The input circuits which are shown apply only to the Model CAV-1040. The Model CAV-1040A does not include OFFSET and GAIN controls; nor is there a resistor connected to Pin 10 in that unit.

For a 1V range on the CAV-1040, connect the analog input to Pin 9, and connect Pins 9 and 10 together. The unterminated input impedance is 250 ohms. For a 2V range, connect the analog input to Pin 9, and leave Pin 10 disconnected. Unterminated impedance under these conditions is 500 ohms.

To obtain the desired input impedance for either a 1V range or a 2V range on the CAV-1040, connect the appropriate external terminating resistor between the analog input pin(s) and ground, as shown in Figure 2. Input impedances greater than 100 ohms will result in loss of input bandwidth and should be avoided.




Figure 2. CAV-1040 Analog Input Range Options

The differences in the input circuit of the CAV-1040A preclude an ability to adjust gain and offset on that unit; in addition, there is no 1V input range available. The 2V input range of the CAV-1040A, however, can be terminated in the same way as the 2V range of the CAV-1040.

OFFSET AND GAIN ADJUSTMENTS

The offset and gain of the CAV-1040A are set at the factory and are not adjustable by the user.

Refer to Figure 3, the CAV-1040 Adjustment Controls.




Figure 3. Offset and Gain Controls

When adjusting offset and gain of the CAV-1040 in the system, the OFFSET control should be adjusted first. It has sufficient range to allow the user to operate the CAV-1040 A/D in either the unipolar or bipolar mode. The adjustment sequence is:

1. Apply to the analog input a precise ($\pm 0.25\text{mV}$) dc level corresponding to midscale of the desired input range.
2. Adjust OFFSET control while observing MSB (Bit 1); adjust for MSB "toggling" between digital "0" and digital "1".
3. Apply a precise ($\pm 0.25\text{mV}$) dc level corresponding to the most negative excursion of the desired input range.
4. Adjust GAIN control while observing LSB (Bit 10); adjust for output of Bits 1-9 solid "0" with LSB "toggling".
5. Apply a precise ($\pm 0.25\text{mV}$) dc level corresponding to the most positive excursion of the desired input range.
6. Check digital output to assure Bits 1-9 are solid "1" with LSB "toggling".
7. Adjust OFFSET and GAIN controls alternately as necessary to obtain analog input range tolerance of $\pm 1/2\text{LSB}$.

ORDERING INFORMATION

For standard CAV-1040 units, order model number CAV-1040-400 or CAV-1040A-400. Standard units are set up at the factory to operate for optimum performance at word rates from 35-40MHz.

Converters intended to operate generally at word rates below 35MHz have different model numbers. Order by model number CAV-1040-XXX or CAV-1040A-XXX; in this designation, XXX is specified by the customer to indicate the desired optimized word rate. The decimal place is assumed (but not shown) between the second and third places. CAV-1040-300, for example, indicates final calibration and optimum performance at 30MHz. But the unit will operate over a range of word rates from 500kHz to 40MHz.

Optimum performance will be achieved within a band of frequencies approximately $\pm 12\%$ around the selected word rate. If later applications require word rates beyond the limits of the original optimum frequency, the unit can be returned to the factory for calibration; there is a nominal charge for this service.

Mating sockets for the CAV-1040 converters are model number MSB-2 (thru hole) or MSB-3 (closed end). These are individual solder-type pin sockets for mounting in PC boards; one is required for each of the 36 pins of the converter.


FEATURES

12-Bit Resolution
2MHz Word Rate
Single Eurocard Size
TTL Compatible
No External Support Circuits

APPLICATIONS

Radars Digitizing
Medical Instrumentation
Transient Analysis

CAV-1202 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Analog Devices Model CAV-1202 A/D Converter is a unique combination of 12-bit resolution, 2MHz word rates, and small size capable of being applied in a multitude of high-speed digitizing applications.

This remarkable, complete converter includes a track-and-hold along with encoding and timing circuits in a single "Eurocard" format. The unit requires only an encode command and external power supplies; no external support circuits are needed.

Increasingly, large scale electronic devices and systems are designed in modular form. This approach for combining complex circuits and subsystems is best served if all components of the systems

share a common, standard geometry. When they do, it becomes possible to combine modules of various functions and manufacturers in one common subrack.

In Europe and many other parts of the world, Europa and double Europa-size printed circuit boards are used extensively as the basis of a standardized 19" system. The four levels of this system have evolved into a standard arrangement of dimensions which make it possible to combine components in one level and insert them into the components of the next higher level.

The design of the CAV-1202 is based on the Level 2 requirements for printed circuit board subunits and meets the standards established by DIN 41494, IEC 48D (sec) 12.

SPECIFICATIONS

(typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	CAV-1202
RESOLUTION (FS = Full Scale)	Bits(% FS)	12(0.024)
LSB WEIGHT	mV	1.0
ACCURACY (Including Linearity) @ dc	% FS ± 1/2LSB	0.0122
Monotonicity		Guaranteed Over Temperature
Diff. Nonlinearity vs. Temperature	ppm/°C (max)	2(4)
Offset vs. Temperature	ppm/°C (max)	50(100)
Gain vs. Temperature	ppm/°C (max)	75(150)
DYNAMIC CHARACTERISTICS		
In-Band Harmonics ¹		
dc to 500kHz Input	dB Below FS (min)	74(70)
500kHz to 1MHz Input	dB Below FS (min)	67(60)
Conversion Time ²	ns (max)	400(±25) + 2 Clock Periods
Conversion Rate ³	MHz (max)	dc to 2(2.2)
Aperture Uncertainty (Jitter)	ps, rms, max	30
Effective Aperture Delay Time ⁴	ns (max)	-19(±5)
Signal to Noise Ratio (SNR) ⁵		
360kHz Input	dB (min)	66(65)
Transient Response ⁶	ns	500
Overtolerance Recovery ⁷	ns	1000
Input Bandwidth (3dB) ⁸	MHz	5
Two-Tone Linearity (@ Input Frequencies) ⁹ (500kHz; 540kHz)	dB Below FS	65
ANALOG INPUT		
Voltage Range ¹⁰		
Operating	V, FS	± 2.048
Maximum Without Damage	V, max	± 4
Input Type		Bipolar
Impedance	Ω	95
Offset ¹¹		
Initial	mV	± 2
ENCODE COMMAND INPUT¹²		
Logic Levels, TTL-Compatible	V	"0" = 0 to + 0.4 "1" = + 2.5 to + 5.0
Impedance	Ω, min	100k
Rise and Fall Times	ns, max	10
Width		
Min	ns	20
Max		70% of Encode Command Period
Frequency	MHz	dc to 2
DIGITAL OUTPUT		
Format	Data Bits	12 Parallel, Plus MSB; NRZ
	Data Ready	1; RZ
Logic Levels, TTL-Compatible	V	"0" = 0 to + 0.5 "1" = + 2.5 to + 4.0
Drive	LS Loads	10
Time Skew	ns, max	10
Coding		Binary (BIN); 2's Complement (2SC)
DATA READY OUTPUT		
Logic Levels, TTL-Compatible	V	"0" = 0 to + 0.5 "1" = + 2.5 to + 4.0
Drive	LS Loads	10
Rise and Fall Times	ns, max	10
Duration	ns (max)	50(± 10)
POWER REQUIREMENTS¹³		
+ 15V ± 5%	mA (max)	105(120)
- 15V ± 5%	mA (max)	70(80)
+ 5V ± 5%	mA (max)	530(550)
- 5.2V ± 5%	A (max)	1.0(1.2)
Power Consumption	W (max)	10.5(12)
TEMPERATURE RANGE		
Operating	°C	0 to + 70
Storage	°C	- 55 to + 85
Cooling Air Requirements	LFPM	500
	(Linear Feet Per Minute)	
CONSTRUCTION		
Single Printed Circuit Card		
Including Connectors	Millimeters	167.3 × 100 × 13.13
	Inches	6.59 × 3.93 × 0.517
Board Only	Millimeters	160 × 100 × 1.57
	Inches	6.3 × 3.93 × 0.062

NOTES

- ¹In-Band Harmonics expressed in terms of spurious in-band signals and related harmonics generated at 2MHz encode rate. Minimums shown guaranteed over operating temperature range of 0°C to +70°C.
- ²Measured leading edge Encode Command to trailing edge of associated Data Ready; use trailing edge to strobe output data into external circuits (see text).
- ³For word rates below 100kHz, consult factory.
- ⁴See text for description of Effective Aperture Delay Time.
- ⁵Rms signal to rms noise ratio with full scale 540kHz analog input; minimums guaranteed over operating temperature range of 0°C to +70°C (see Figure 3).
- ⁶For full-scale step input, 12-bit accuracy attained in specified time.
- ⁷Recovers to 12-bit accuracy in specified time after 2 × FS input overvoltage.
- ⁸Input bandwidth flat within 0.2dB, dc to 1MHz.
- ⁹Each input frequency applied at level 7dB below full scale.
- ¹⁰Standard bipolar input is adjustable ± 5% with on-card potentiometer (see text and Figure 1).
- ¹¹Adjustable ± 15mV without performance degradation (see text and Figure 1).
- ¹²Transition from digital "0" to digital "1" initiates encoding.
- ¹³± 15V must be equal and opposite within 200mV and track over temperature.

Specifications subject to change without notice.


PIN DESIGNATIONS

ROW A		ROW B	
PIN	FUNCTION	PIN	FUNCTION
1	GROUND	1	ENCODE COMMAND
2	GROUND	2	GROUND
3	GROUND	3	GROUND
4	GROUND	4	GROUND
5	GROUND	5	GROUND
6	GROUND	6	GROUND
7	GROUND	7	GROUND
8	NO CONNECTION	8	DATA READY
9	GROUND	9	GROUND
10	GROUND	10	GROUND
11	- 5.2V	11	- 5.2V
12	- 5.2V SENSE	12	- 5.2V RETURN*
13	+ 15V	13	+ 15V
14	+ 15V SENSE	14	+ 15V RETURN*
15	- 15V	15	- 15V
16	- 15V SENSE	16	- 15V RETURN*
17	+ 5V	17	+ 5V
18	+ 5V SENSE	18	+ 5V RETURN*
19	GROUND	19	GROUND
20	GROUND	20	BIT 1 (MSB)
21	GROUND	21	BIT 1 (MSB)
22	GROUND	22	BIT 2
23	GROUND	23	BIT 3
24	GROUND	24	BIT 4
25	GROUND	25	BIT 5
26	GROUND	26	BIT 6
27	GROUND	27	BIT 7
28	GROUND	28	BIT 8
29	GROUND	29	BIT 9
30	GROUND	30	BIT 10
31	GROUND	31	BIT 11
32	GROUND	32	BIT 12 (LSB)

* CONNECTED INTERNALLY TO GROUND PINS
ANALOG INPUT IS SMA CONNECTOR LABELED J2

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



THEORY OF OPERATION

Refer to the block diagram of the CAV-1202.

Analog input signals to be digitized are applied to a track-and-hold (T/H) amplifier which is normally operating as a buffer amplifier in the "track" mode, following all changes in analog input as they occur. The user of the CAV-1202 determines the point at which the analog signal is to be digitized by applying an Encode Command.

The transition from digital "0" to digital "1" of the TTL-compatible encode command causes the track-and-hold to switch momentarily to the "hold" mode of operation. This "freezes" the analog input signal long enough to begin the digitizing process. The instant this switching action occurs is affected by one of the parameters of the CAV-1202, called out as Effective Aperture Delay Time in the Specifications Table.

Basically, effective aperture delay time is a measure of the difference between the converter's digital and analog delays ($t_d - t_a$) and can assume a zero, positive, or negative value depending on the comparative lengths of the two delays. In the CAV-1202, the analog delay (t_a) is longer than the digital delay (t_d), and causes effective aperture delay to be typically -19ns.

The "held" value of analog signal at the output of the T/H is applied to a 5-bit encoder. It is also applied as one input to a fast-settling operational amplifier.

The output of the encoder is applied as a 5-bit input to a 12-bit D/A converter. Via registers, the same digital signal is directed to the digital correction logic circuits and a second set of registers. These data will represent Bits 1-5 of the 12-bit digital output of the CAV-1202.

This reconstructed output of the D/A converter becomes the second input to the operational amplifier mentioned earlier. The output of the wideband, fast-settling op amp represents the residue which remains after a 5-bit digital representation of the analog input has been subtracted from that input.

This residue, or error, signal is encoded by a second converter and is applied as 8-bit digital information to the digital correction logic circuits which contain Bits 1-5.

The correction circuits combine the 5-bit and 8-bit bytes of data to compensate for possible nonlinearities and other errors to assure the final 12-bit output of the CAV-1202 is 12-bit accurate.

Expressed in its simplest terms, the digital correction logic circuits use the information in the 8-bit signal to determine what modifications of Bits 1-5 may be necessary. The value of the MSB in the 8-bit byte establishes whether the 5-bit data are passed "as is" or whether they are increased by a value of binary "1". The remaining bits (2-8) of the 8-bit byte become Bits 6-12 of the CAV-1202 digital output.

Digitally-corrected subranging (DCS), the innovative technique described here, helps compensate for a wide range of potential errors which could otherwise be avoided only if the CAV-1202 design included expensive, high precision components.

OFFSET AND GAIN ADJUSTMENTS

The design and manufacture of the CAV-1202 A/D Converter are innovative and precise, and have resulted in a high-performance converter which is virtually adjustment-free. This elimination of variable controls helps make the unit less susceptible to performance degradation caused by vibration, shock, or inadvertent and/or incorrect adjustment.

Only two control settings are available to the user; factory adjustments use selected fixed resistors to assure optimum performance without a need for "tweaking" by the user.

OFFSET and GAIN controls are available, but even these are sealed before shipment. In those rare instances where they may require readjustment, the procedure below is the one to use.

Refer to Figure 1, the CAV-1202 Adjustment Controls.




Figure 1. Offset and Gain Controls

When adjusting offset and gain of the CAV-1202 in the system, the OFFSET control should be adjusted first. The adjustment sequence is:

1. Apply to the analog input a precise ($\pm 0.25\text{mV}$) dc level corresponding to midscale of the desired input range (0V input).
2. Adjust OFFSET control while observing MSB (Bit 1); adjust for MSB "toggling" between digital "0" and digital "1".
3. Apply a precise ($\pm 0.25\text{mV}$) dc level corresponding to the most negative excursion of the desired input range. (For standard input, this is -2.048V .)
4. Adjust GAIN control while observing LSB (Bit 12); adjust for output of Bits 1-11 solid "0" with LSB "toggling".
5. Apply a precise ($\pm 0.25\text{mV}$) dc level corresponding to the most positive excursion of the desired input range. (For standard input, this is $+2.048\text{V}$.)
6. Check digital output to assure Bits 1-11 are solid "1" with LSB "toggling".
7. Adjust OFFSET and GAIN controls alternately as necessary to obtain analog input range tolerance of $\pm 1/2\text{LSB}$.

CAV-1202 TIMING

Refer to Figure 2, the CAV-1202 Timing Diagram.

The intervals which are shown represent a continuous update rate of 2MHz, and help illustrate the "pipeline delay" characteristic of the converter.

At this word rate, spacing between encode commands is 500 nanoseconds; and two additional encode commands have occurred before the data associated with the first command are valid. In Figure 2, this pipeline delay has a total time of approximately 1.4 microseconds (400ns + two encode periods of 500ns each). This interval will be different at other word rates, but will always include 400ns; at word rates lower than the converter's 2MHz maximum, it is longer.

After the initial delay, valid data will be available at the word rate dictated by encode commands. The spacing between Encode Command #1 and Encode Command #2 is one encode period, which is also the spacing between Data Ready #1 and Data Ready #2. In this illustration, the non-varying word rate causes the encode period to remain constant; note how the change from one group of valid data to the next also occurs with the same period.

System timing can be adjusted as necessary to take into account the pipeline delay effects and assure that the data of interest are strobed out of the converter at the appropriate time.




Figure 2. CAV-1202 Timing Diagram (2MHz Word Rate)

Figure 2 also illustrates why the trailing edge of the Data Ready pulse is recommended as the strobe for output data. Typically, data begin changing 5ns after the leading (rising) edge of each Data Ready pulse; they will be fully settled at the time of the trailing (falling) edge and available for use in external circuits.

DYNAMIC PERFORMANCE

Figure 3 shows typical performance on some of the dynamic characteristics which are important in systems using the CAV-1202 A/D Converter.




Figure 3. CAV-1202 SNR & Harmonics

The A/D was calibrated in final test for an encode rate of 2MHz. As shown, signal-to-noise ratio (SNR) with harmonics is typically better than 68dB at an input frequency of 100kHz; and remains greater than 60dB for full scale inputs of 800kHz. As expected, SNR without harmonics is better and is typically 65dB at 800kHz.

The level of 2nd and 3rd harmonics at word rates of 2MHz is also depicted; in these characteristics, too, the CAV-1202 has exceptional performance.

ORDERING INFORMATION

The standard CAV-1202 A/D Converter has the characteristics described within this data sheet and should be ordered by that number; there are no options to be specified by the user.


FEATURES

12-Bit Resolution
5MHz Word Rate
Single Eurocard Size
TTL Compatible
Completely Self-Contained

APPLICATIONS

Transient Analysis
Radar Digitizing
Medical Instrumentation

CAV-1205 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Analog Devices model CAV-1205 A/D converter combines 12-bit resolution, 5MHz conversion speed and self-contained A/D capabilities in a single-width Eurocard size board. These characteristics make the CAV-1205 a natural choice for a variety of high-speed, high-resolution conversion requirements.

Since the complete A/D function is provided on a single card, the unit eases system integration and avoids a need for the user to "match" the characteristics of a track-and-hold to an encoder. Each CAV-1205 is complete with T/H, encoder section, output registers, and all necessary timing circuits to generate 12-bit digital representations of high-frequency analog signals at word rates through 5MHz.

The encode command which initiates the conversion process and the digital outputs of the converter are TTL compatible. All that is needed for converting wideband analog input signals is an encode command and standard power supplies. The analog input is applied via a coaxial SMA connector at the edge of the board to provide isolation from digital switching noise which may be present; gain and offset of the unit are adjustable with on-board potentiometers.

Like its pin-compatible predecessor, the 2MHz CAV-1202, the CAV-1205 A/D converter is based on the Level 2 requirements for printed circuit board subunits; and meets the standards established by DIN 41494, IEC 48D (sec) 12.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	CAV-1205
RESOLUTION (FS = Full Scale)	Bits	12
LSB WEIGHT		
2.048V FS	mV	0.5
4.096V	mV	1.0
ACCURACY @ dc		
Linearity		
Integral	LSB	± 1/2
Differential	LSB (max)	± 1/2 (± 1)
Monotonicity		Guaranteed
Diff. Nonlinearity vs. Temperature	ppm/°C (max)	5 (10)
Offset vs. Temperature	ppm/°C (max)	50 (150)
Gain vs. Temperature	ppm/°C (max)	75 (150)
DYNAMIC CHARACTERISTICS		
In-Band Harmonics ¹		
dc to 500kHz Input	dB Below FS (min)	78 (70)
500kHz to 2.5MHz Input	dB Below FS (min)	70 (62)
Conversion Time ²	ns	195 (± 25) + 2 Clock Periods
Conversion Rate ³	MHz (max)	dc to 5 (5.5)
Effective Aperture Delay Time ⁴	ns (max)	4 (± 4)
Aperture Uncertainty (Jitter)	ps, rms, max	12 (25)
Signal to Noise Ratio (SNR) ⁵		
540kHz Input	dB (min)	67 (65)
2.3MHz Input	db (min)	65 (62)
Transient Response ⁶	ns	300
Overvoltage Recovery ⁷	ns	500
Input Bandwidth (3dB) ⁸	MHz	15
Two-Tone Linearity (@ Input Frequencies) ⁹ (500kHz; 540kHz)	dB Below FS	66
ANALOG INPUT		
Voltage Range ¹⁰		
Operating	V, FS	± 1.024 and ± 2.048
Maximum Without Damage	V, max	± 4
Input Type		Bipolar
Impedance		
2V FS	Ω	1,000
4V FS	Ω	2,000
Offset ¹¹		
Initial	mV	± 2
ENCODE COMMAND INPUT¹²		
Logic Levels, TTL-Compatible		
	V	"0" = 0 to +0.4
	V	"1" = +2.5 to +5.0
Impedance	Ω, min	100k
Rise and Fall Times	ns, max	10
Width		
Min	ns	20
Max	70% of Encode Command Period	
Frequency	MHz	dc to 5
DIGITAL OUTPUT		
Format	Data Bits	12 Parallel, Plus MSB; NRZ
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.5
	V	"1" = +2.5 to +5.0
Drive	LS Loads	10
Time Skew	ns, max	10
Coding		Binary (BIN); 2s Complement (2SC)
DATA READY OUTPUT		
Format	RZ	
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.5
	V	"1" = +2.5 to +4.0
Drive	LSTTL Loads	10
Rise and Fall Times	ns, max	10
Duration	ns (max)	50 (± 10)
POWER REQUIREMENTS¹³		
+15V ± 2%	mA (max)	130 (150)
-15V ± 2%	mA (max)	130 (150)
+5V ± 5%	mA (max)	300 (400)
-5.2V ± 5%	mA (max)	870 (1,000)
Power Consumption	W (max)	9.9 (11.7)
TEMPERATURE RANGE		
Operating	°C	0 to +70
Storage	°C	-55 to +85
Cooling Air Requirements	LFPM	500
	(Linear Feet Per Minute)	
CONSTRUCTION		
Single Printed Circuit Card		
Including Connectors	Millimeters	167.3 × 100 × 13.13
	Inches	6.59 × 3.93 × 0.517
Board Only	Millimeters	160 × 100 × 1.57
	Inches	6.3 × 3.93 × 0.062

NOTES

- ¹In-Band Harmonics expressed in terms of spurious in-band signals and related harmonics generated at 5MHz encode rate. Minimums shown guaranteed over operating temperature range of 0 to +70°C.
- ²Measured leading edge Encode Command to trailing edge of associated Data Ready; use trailing edge to strobe output data into external circuits.
- ³For word rates below 100kHz, consult factory.
- ⁴See text for description of Effective Aperture Delay Time.
- ⁵Rms signal to rms noise ratio minimum are guaranteed over the operating temperature range of 0 to +70°C.
- ⁶For full-scale step input, 1LSB accuracy attained in specified time.
- ⁷Recovers to 1LSB accuracy in specified time after 2 × FS input overvoltage.
- ⁸Input bandwidth flat within 0.2dB, dc to 2.5MHz. Unit is optimized for bandwidth shown; wider bandwidth available on special order. Consult factory for details.
- ⁹Each input frequency applied at level 7dB below full scale.
- ¹⁰Gain is adjustable ± 5% with on-board potentiometer.
- ¹¹Adjustable ± 15mV without performance degradation.
- ¹²Transition from digital "0" to digital "1" initiates encoding.
- ¹³± 15V must be equal and opposite within 200mV and track over temperature.

Specifications subject to change without notice.

PIN DESIGNATIONS

ROW A		ROW B	
PIN	FUNCTION	PIN	FUNCTION
1	N/C	1	ENCODE COMMAND
2	GROUND	2	GROUND
3	GROUND	3	GROUND
4	GROUND	4	GROUND
5	GROUND	5	GROUND
6	GROUND	6	GROUND
7	GROUND	7	GROUND
8	NO CONNECTION	8	DATA READY
9	GROUND	9	GROUND
10	GROUND	10	GROUND
11	-5.2V	11	-5.2V
12	-5.2V SENSE	12	-5.2V RETURN*
13	+15V	13	+15V
14	+15V SENSE	14	+15V RETURN*
15	-15V	15	-15V
16	-15V SENSE	16	-15V RETURN*
17	+5V	17	+5V
18	+5V SENSE	18	+5V RETURN*
19	GROUND	19	GROUND
20	GROUND	20	BIT 1 (MSB)
21	GROUND	21	BIT 1 (MSB)
22	GROUND	22	BIT 2
23	GROUND	23	BIT 3
24	GROUND	24	BIT 4
25	GROUND	25	BIT 5
26	GROUND	26	BIT 6
27	GROUND	27	BIT 7
28	GROUND	28	BIT 8
29	GROUND	29	BIT 9
30	GROUND	30	BIT 10
31	GROUND	31	BIT 11
32	GROUND	32	BIT 12 (LSB)

*CONNECTED INTERNALLY TO GROUND PINS
ANALOG INPUT IS SMA CONNECTOR LABELED J2

THEORY OF OPERATION

Refer to the block diagram of the CAV-1205.

Analog inputs to be digitized are applied to a track-and-hold (T/H) amplifier which is normally operating as a buffer amplifier in the "track" mode, following all input changes as they occur. The user determines the point at which digitizing of the analog signal will begin by applying a TTL-compatible Encode Command pulse.

The transition from digital "0" to digital "1" of the encode command generates timing strobes within the CAV-1205; their purpose is to ensure that internal switching occurs at the proper time for the various circuits which perform the conversion process.

One of the timing strobes is applied to the T/H and causes it to switch momentarily to a "hold" mode, which "freezes" the analog input long enough to begin the digitizing sequence. The instant at which this switching action happens is determined by the interval defined in the Specifications Table as Effective Aperture Delay Time.

Basically, this is a measure of the difference between the digital and analog delays ($t_D - t_A$) inherent in the converter. The design of the CAV-1205 causes digital delay to be longer than analog delay; and the resulting Effective Aperture Delay Time is $4 (\pm 4)$ nanoseconds.

The "held" value of analog input at the output of the T/H is applied to both a 5-bit internal A/D converter and to one input of a fast-settling operational amplifier.

At the output of the internal converter, the digitized signal is applied to digital correction logic circuits and output registers; this will eventually become Bits 1-5 of the 12-bit output. The 5-bit digital signal is also applied to a 12-bit D/A converter which has 13-bit accuracy, required to maintain the accuracy of the output.

The reconstructed analog signal from the D/A is applied as the second input to the fast-settling op amp mentioned earlier. The output of the wideband op amp is a residue signal which results when a 5-bit digital representation of the analog input signal is subtracted from the input.

This residue (error) signal is encoded by a second, 8-bit internal converter whose output is applied to the same correction logic circuits which have already received digital data which represent Bit 1-5 of the CAV-1205 digital output.

In the digital correction logic circuits, the information contained in the second, 8-bit byte of data is used to determine what modifications of Bits 1-5 are necessary. The value of the MSB in the 8-bit byte determines whether the 5-bit byte is passed "as is" or if it should be increased by a value of binary "1". Bits 2-8 of the eight bits become Bits 6-12 of the CAV-1205 output and are combined in the output register with the (now corrected) Bits 1-5.

In essence, the CAV-1205 A/D converter uses 13 bits of digital information internally to insure the 12-bit digital output is a true representation of the analog signal which was present when the encoding process began. This innovative technique is called digitally-corrected-subranging (DCS) and is used to help correct for possible nonlinearities and other errors which are an integral, unavoidable, part of any "real world" A/D converter.

OFFSET AND GAIN ADJUSTMENTS

If high performance A/D converters require constant adjustment for a wide range of parameters, their effectiveness in systems applications is materially reduced.

The design and manufacturing techniques used in the CAV-1205 take that into account and assure optimum performance of the unit without constant "tweaking" of controls by the user.


Factory adjustments during manufacturing and final testing are made with selected fixed resistors to eliminate the need for multiple controls.

This philosophy to obtain performance which is as adjustment-free as possible has resulted in the CAV-1205 having only two controls: OFFSET and GAIN. The elimination of variable controls helps make the converter less susceptible to degradation in performance caused by vibration, shock, or inadvertent and/or incorrect adjustment.

The OFFSET and GAIN controls are sealed before the unit is shipped. In case they require adjustment later, the procedure outlined below is the one which should be used.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



Refer to Figure 1, the CAV-1205 Adjustment Controls.

When adjusting the offset and gain of the CAV-1205 in its system application, the OFFSET control should always be adjusted first. The sequence is:

1. Apply to the analog input a precise ($\pm 0.25\text{mV}$) dc level corresponding to midscale of the desired input range (0V input).
2. Adjust OFFSET control while observing MSB (Bit 1); adjust for MSB "toggling" between digital "0" and digital "1".
3. Apply a precise ($\pm 0.25\text{mV}$) dc level corresponding to the most negative excursion of the desired input range. (For standard operation, this is either -1.024V or -2.048V .)
4. Adjust GAIN control while observing LSB (Bit 12); adjust for output of Bits 1-11 solid "0" with LSB "toggling".
5. Apply a precise ($\pm 0.25\text{mV}$) dc level corresponding to the most positive excursion of the desired input range. (For standard input, this is either $+1.024\text{V}$ or $+2.048\text{V}$.)
6. Check digital output to assure Bits 1-11 are solid "1" with LSB "toggling".
7. Adjust OFFSET and GAIN controls alternately as needed to obtain analog input range tolerance of $\pm 1/2\text{LSB}$.




Figure 1. Offset and Gain Controls

CAV-1205 TIMING

Refer to Figure 2, the CAV-1205 Timing Diagram.

The intervals which are shown represent a continuous update rate of approximately 3.85MHz, and help illustrate the "pipeline delay" characteristic of the converter.

At this word rate, spacing between encode commands is 280 nanoseconds; and two additional encode commands have occurred before the data associated with the first command are valid. In Figure 2, this pipeline delay has a total time of approximately 755 microseconds ($195\text{ns} + \text{two encode periods of } 280\text{ns each}$).




Figure 2. CAV-1205 Timing Diagram (3.85MHz Word Rate)

This interval will be different at other word rates, but will always include 195ns. At word rates lower than that illustrated, the interval will be longer; at higher word rates, it will be shorter.

After the initial delay, valid data will be available at the word rate dictated by encode commands. The spacing between Encode Command #1 and Encode Command #2 is one encode period, which is also the spacing between Data Ready #1 and Data Ready #2. System timing can be adjusted as necessary to assure that data of interest are strobed out of the converter at the appropriate time.

Figure 2 also illustrates why the trailing edge of the Data Ready pulse is recommended as the strobe for output data. Typically, data begin changing 5ns after the leading (rising) edge of each Data Ready pulse; they will be fully settled at the time of the trailing (falling) edge and available for use in external circuits.

DYNAMIC PERFORMANCE

Figure 3 shows typical performance at 25°C on some of the dynamic characteristics which are important in systems using the CAV-1205 A/D converter.




Figure 3. CAV-1205 SNR & Harmonics

The A/D was calibrated in final test for an encode rate of 5MHz. Signal-to-noise ratio (SNR) with harmonics is typically 68dB at input frequencies of 200kHz; and is 65dB even at a 2MHz input. As one might expect, SNR without harmonics is better; but the CAV-1205 has remarkable performance in terms of harmonics.

ORDERING INFORMATION

The standard CAV-1205 A/D Converter is described in this data sheet. There are no options to be specified by the user; order the unit as part number CAV-1205.


FEATURES

12-Bit Resolution
20MHz Word Rate
Single 35-In² PC Board
ECL Compatible
No External Support Circuits

APPLICATIONS

Radar Digitizing
Medical Instrumentation
Digital Signal Processing
Spectrum Analysis
Transient Analysis

CAV-1220 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The Analog Devices model CAV-1220 A/D converter is an outstanding combination of 12-bit resolution, 20MHz word rates, and small size. The unit is capable of solving a multitude of high-speed digitizing problems. Its design is based on concepts pioneered in the MOD-1020 and MOD-1205 A/D converters; and taken to an even higher level of achievement in the CAV-1210.

It is pin-for-pin compatible with the other units in the MOD and CAV series of A/D converters. But it *doubles* the word rate of its predecessor CAV-1210, making it possible for system designers to offer options or upgrade their high-resolution systems without new layouts.

This remarkable converter includes a track-and-hold, along with encoding and timing circuits. The CAV-1220 is an ideal choice for the designer who needs state-of-the-art performance in high-resolution, ultra-high speed A/D conversion.

For radar applications, 12-bits of resolution increase the dynamic

range of the converter, making it possible to detect weaker signals than would be possible with lower resolution characteristics. The high-word rates enhance ranging resolution, thereby increasing system effectiveness.

In imaging applications, the CAV-1220 increases the contrast and/or color resolution of systems in which it is used. Its high-word rates increase spatial resolution; and this combination of high resolution and high speed can materially improve system performance.


All digital inputs and outputs are ECL compatible; optimum analog input impedance can be selected by the user. The unit requires only an encode command and external power supplies for operation. The CAV-1220 is repairable and backed by Analog Devices' limited one-year warranty.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	CAV-1220
RESOLUTION (FS = Full Scale)	Bits (% FS)	12 (0.024)
LSB WEIGHT		
2.048V p-p FS	mV	0.5
ACCURACY		
(Including Linearity) @ dc	% FS $\pm 1/2$ LSB	0.0125
Monotonicity	Guaranteed	
Nonlinearity vs. Temperature	ppm/°C (max)	10 (15)
Offset vs. Temperature	ppm/°C (max)	220 (250)
Gain Error	% FS	2
Adjustable to Zero with On-Card Potentiometer		
Gain vs. Temperature	ppm/°C, max	150
DYNAMIC CHARACTERISTICS		
In-Band Harmonics ¹		
540kHz Input	dB Below FS, min	70
2.3MHz Input	dB Below FS, min	65
9.3MHz Input	dB Below FS, min	50
Conversion Time ²	ns (max)	1 Clock Period + 155ns (± 10)
Conversion Rate	MHz, max	20
Aperture Uncertainty (Jitter)	ps, rms max	25
Effective Aperture Delay Time ³	ns (max)	2.5 (± 2.5)
Signal to Noise Ratio (SNR) ⁴	dB, (min)	66 (65)
Noise Power Ratio (NPR) ⁵	dB	52
Transient Response ⁶	ns	100
Overvoltage Recovery ⁷	ns	200
Input Bandwidth		
Small Signal, 3dB ⁸	MHz	40
Large Signal, 3dB ⁹	MHz	35
Two-Tone Linearity (@ Input Frequencies) ¹⁰		
(60kHz; 62kHz)	dB Below FS	70
(2.496MHz; 2.498MHz)	dB below FS	65
(4.996MHz; 4.998MHz)	dB below FS	60
ANALOG INPUT		
Voltage Range ¹¹		
Operating	V, FS	± 1.024
Maximum Without Damage	V, max	± 2
Input Type		Bipolar
Impedance	Ω	1000
Offset ¹²	mV	Adjustable to Zero with On-Card Potentiometer
ENCODE COMMAND INPUT ¹³		
Logic Levels, ECL-Compatible (Balanced Input)	V	"0" = -1.7 "1" = -0.9
Impedance	Ω , max	100
Rise and Fall Times	ns, max	5
Width		
Min	ns	10
Max	70% of Encode Command Period	dc to 20
Frequency ¹⁴	MHz	
DIGITAL OUTPUT		
Format	Data Bits Data Ready and Data Ready	12 Parallel; NRZ 2; RZ
Logic Levels, ECL-Compatible (Balanced Output)	V	"0" = -1.7 "1" = -0.9
Drive (Line-to-Line)	Ω , min	75
Time Skew	ns, max	5
Coding		Binary (BIN); 2's Complement (ZSC)
DATA READY OUTPUT		
Logic Levels, ECL-Compatible (Balanced Output)	V	"0" = -1.7 "1" = -0.9
Drive (Line-to-Line)	Ω , min	75
Rise and Fall Time	ns, max	5
Duration	ns (max)	22 (± 3)
POWER REQUIREMENTS ¹⁵		
+15V $\pm 5\%$	mA (max)	174 (192)
-15V $\pm 5\%$	mA (max)	157 (173)
+5V $\pm 5\%$	mA (max)	174 (192)
-5.2V $\pm 5\%$	A (max)	2.78 (3.06)
Power Consumption	W (max)	20.3 (22.3)
TEMPERATURE RANGE		
Operating	°C	0 to +70
Storage	°C	-55 to +85
Cooling Air Requirements	LFPM (Linear Feet Per Minute)	500
CONSTRUCTION		
Single Printed Circuit Card	Inches	7.0 \times 5.0 \times 0.5

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



PIN DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
1	GROUND	40	DATA READY
2	ENCODE COMMAND	39	GROUND
3	ENCODE COMMAND	38	DATA READY
4	GROUND	37	BIT 1 (MSB)
5	-5.2V	36	BIT 1 (MSB)
6	+15V	35	BIT 2
7	-15V	34	BIT 2
8	GROUND	33	BIT 3
9	ANALOG INPUT	32	BIT 3
10	GROUND	31	BIT 4
11	+5V	30	BIT 4
12	GROUND	29	BIT 5
13	GROUND	28	BIT 5
14	BIT 12 (LSB)	27	BIT 6
15	BIT 12 (LSB)	26	BIT 6
16	BIT 11	25	BIT 7
17	BIT 11	24	BIT 7
18	BIT 10	23	BIT 8
19	BIT 10	22	BIT 8
20	BIT 9	21	BIT 9

NOTES

- In-Band Harmonics expressed in terms of spurious in-band signals and harmonics generated at 20MHz encode rate.
- Measured from leading edge Encode Command to trailing edge Data Ready; use trailing edge data to strobe output data into external circuits (see text).
- See text for description of Effective Aperture Delay Time.
- Rms signal to rms noise ratio with full-scale 540kHz analog input (see Figure 3).
- Dc to 8.2MHz white noise bandwidth with slot frequency of 3.886MHz; and encode rate of 20MHz.
- For full-scale step input, 12-bit accuracy attained in specified time.
- Recovers to 12-bit accuracy in specified time after $2 \times$ FS input overvoltage.
- With analog input 40dB below FS.
- With FS analog input. (Large-signal bandwidth flat within 0.2dB, dc to 10MHz).
- Both frequencies applied at level 7dB below full scale.
- Standard bipolar input is adjustable $\pm 5\%$ with on-card potentiometer (see text and Figure 2). Unipolar 0 to +2V input range is available on special order; consult factory for details.
- Adjustable ± 15 mV without performance degradation (see text and Figure 2).
- Digital "0" to digital "1" transition initiates encoding.
- Encode rate specified by customer; see Ordering Information. Units operated outside $\pm 10\%$ of specified frequency (up to maximum 20MHz) must be returned to factory for recalibration. For operation at word rates below 500kHz, consult factory.
- ± 15 V must be equal and opposite within 200mV and track over temperature.

Specifications subject to change without notice.

For Applications Help, Call Computer Labs Division @ (919) 668-9511.

THEORY OF OPERATION

Refer to the block diagram of the CAV-1220.

Analog input signals to be digitized are applied to a track-and-hold (T/H) amplifier, which is normally operating as a buffer amplifier in the "track" mode, following all changes in analog input as they occur. The user of the CAV-1220 determines the point at which the analog signal is to be digitized by applying an Encode Command.

The leading edge of the ECL-compatible encode command causes the track-and-hold to switch momentarily to the "hold" mode of operation, "freezing" the analog input signal long enough to begin the digitizing process. The instant this switching action occurs is affected by one of the parameters of the CAV-1220, called out as Effective Aperture Delay Time in the Specifications table.

Basically, effective aperture delay time is a measure of the difference between the converter's digital and analog delays ($t_d - t_a$) and can assume a zero, positive, or negative value depending on the comparative lengths of the two delays. In the CAV-1220, the analog delay (t_a) is less than the digital delay (t_d), and causes effective aperture delay to be typically 2.5ns.

The "held" value of analog signal at the output of the T/H is applied to a 5-bit encoder. It is also applied to an analog delay circuit, whose time delay is equal to the interval required for the first step of the digitizing/reconstruction process.

The digitized signal is applied to a 5-bit D/A converter which has 12-bit accuracy. Via registers, the same digital signal is directed to the digital correction logic circuits. The stored data will represent Bits 1-5 of the 12-bit digital output of the CAV-1220.




Figure 1. CAV-1220 Timing Diagram

CAV-1220 TIMING

Refer to Figure 1, the CAV-1220 Timing Diagram.

The intervals shown represent a continuous update rate of approximately 10MHz, which is considerably below the maximum capabilities of the CAV-1220. But that frequency helps illustrate the "pipeline delay" characteristic of the converter.

At this word rate, spacing between encode commands is approximately 100 nanoseconds; and three encode commands have occurred before the data associated with the first command are valid. In Figure 1, this pipeline delay has a total time of approximately 255 nanoseconds (155ns + 100ns). This interval will be different at other word rates, but will always include 155ns; depending upon the update rate, either more or fewer encode commands may occur before the first data are available.

After the initial delay, valid data will be available at the word rate dictated by encode commands. Note the spacing between

The reconstructed output of the D/A converter becomes one input to an operational amplifier; its other input is the delayed analog signal from the delay line. The output of the wideband, fast-settling op amp represents the residue which remains after a 5-bit digital representation of the analog input has been subtracted from that input.

This residue, or error, signal is encoded by a second encoder and is applied as 8-bit digital information to the digital correction logic circuits which contain Bits 1-5.

The correction circuits combine the 5-bit and 8-bit bytes of data to compensate for possible nonlinearities and other errors to assure the final 12-bit output of the CAV-1220 is 12-bit accurate.

Expressed in its simplest terms, the digital correction logic circuits use the information in the 8-bit signal to determine what modifications of Bits 1-5 may be necessary. The value of the MSB in the 8-bit byte establishes whether the 5-bit data are passed "as is" or whether they are increased by a value of binary "1". The remaining bits (2-8) of the 8-bit byte become Bits 6-12 of the CAV-1220 digital output.

Digitally corrected subranging (DCS), the innovative technique described here, helps compensate for a wide range of potential errors which could otherwise be avoided only if the CAV-1220 design included expensive, high precision components.

The use of 13 bits to obtain an accurate 12 bits of output cannot prevent gain error, track/hold droop error, linearity error, offset error, or any of the other inherent characteristics of "real-world" A/D converters. But DCS can, and does, help nullify their effects and makes it economically feasible to accomplish high-speed, high-resolution digitizing of analog signals.

Encode Command #1 and Encode Command #2 is equal to one encode period. This is the same spacing as that between Data Ready #1 and Data Ready #2; and is also the spacing between the first and second groups of valid data.

System timing can be adjusted as necessary to take into account the pipeline delay effects and assure that the data of interest are strobed out of the converter at the appropriate time.

Figure 1 also illustrates why the trailing edge of the Data Ready pulse is recommended as the strobe for output data. Typically, data begin changing 5ns after the leading (rising) edge of each Data Ready pulse; they will be fully settled at the time of the trailing (falling) edge and available for use in external circuits.

Another possibility for strobing the output data is to use the DATA READY pulse. Its leading edge occurs at the same time as the trailing edge of the DATA READY signal, but is a rising edge, which may facilitate its use as a strobe.

ANALOG INPUT IMPEDANCE

Refer again to the block diagram of the CAV-1220 and note the resistor shown in dashed lines and designated as R_{IN} .

This resistor value is chosen by the user to allow the analog input impedance of the CAV-1220 to be matched to the characteristic impedance of the analog signal source.

Without an added resistor, the input impedance of the unit is 1,000 Ω ; this is the series total of the GAIN control and the 900 Ω resistor shown in the block diagram.

When a resistor is added, it is in parallel with the internal impedance of the CAV-1220; various values of resistors can be used to obtain standard impedances:

Desired Input Impedance	Value for R_{IN}
50 ohms	52.3 ohms
75 ohms	80.6 ohms
93 ohms	102 ohms
100 ohms	110 ohms

For an input impedance (Z) different from those shown above, the correct resistor value can be established with the equation:

$$\frac{1}{R_{IN}} = \frac{1}{Z} - \frac{1}{1k}$$

The physical location of R_{IN} is shown in Figure 2.




Figure 2. CAV-1220 Adjustment Controls

OFFSET AND GAIN ADJUSTMENTS

The design and manufacture of the CAV-1220 A/D converter are innovative and precise, and have resulted in a high-performance converter which is virtually adjustment-free. This elimination of variable controls helps make the unit less susceptible to performance degradation caused by vibration, shock, or inadvertent and/or incorrect adjustment.

Despite the complexity of the circuits required to obtain high-resolution digitizing at high speeds, there are only two control settings used in the unit. Factory adjustments during final calibration use selected fixed resistors to assure optimum performance without a need for "tweaking" by the user.

Only OFFSET and GAIN controls are available, and even these are sealed at the factory before shipment. In those rare instances where they may require readjustment, the procedure outlined below is one which should be used.

Refer to Figure 2, the CAV-1220 Adjustment Controls.

When adjusting offset and gain of the CAV-1220 in the system, the OFFSET control should be adjusted first. The adjustment sequence is:

1. Apply to the analog input a precise ($\pm 0.25mV$) dc level corresponding to midscale of the desired input range. (For standard units with $\pm 1V$ range, this is 0V input.)
2. Adjust OFFSET control while observing MSB (Bit 1); adjust for MSB "toggling" between digital "0" and digital "1".

3. Apply a precise ($\pm 0.25mV$) dc level corresponding to the most negative excursion of the desired input range. (For standard units, this is $-1V$ input.)
4. Adjust GAIN control while observing LSB (Bit 12); adjust for output of Bits 1-11 solid "0" with LSB "toggling".
5. Apply a precise ($\pm 0.25mV$) dc level corresponding to the most positive excursion of the desired input range. (For standard units, this is $+1V$ input.)
6. Check digital output to assure Bits 1-11 are solid "1" with LSB "toggling".
7. Adjust OFFSET and GAIN controls alternately as necessary to obtain analog input range to tolerance of $\pm 1/2LSB$.




Figure 3. CAV-1220 SNR and Harmonics

DYNAMIC PERFORMANCE

Figure 3 shows typical performance on some of the dynamic characteristics which play an important role in the performance of systems using the CAV-1220 A/D converter.

The A/D was calibrated in final test for an encode rate of 20MHz. As shown, signal-to-noise ratio (SNR) with harmonics is typically 66dB at an input frequency of 100kHz; and remains greater than 50dB for full-scale inputs of 8MHz. As expected, SNR without harmonics is better and is typically 56dB at 8MHz.

The level of 2nd and 3rd harmonics at a word rate of 20MHz is also depicted; in these characteristics, too, the CAV-1220 displays exceptional performance.

ORDERING INFORMATION

For standard CAV-1220 units, order by model number CAV-1220-XXX; XXX is specified by the customer to indicate the desired optimized word rate. The decimal place is assumed (but not shown) between the second and third places. CAV-1220-150, for example, indicates final calibration and optimum performance at 15MHz.

Optimum performance will be achieved within a band of frequencies approximately $\pm 10\%$ around the selected word rate; but the maximum rate of 20MHz must be considered. If later applications require word rates beyond the limits of the original optimum frequency, the unit must be returned to the factory for calibration; there is a nominal charge for this service.

Mating sockets for the CAV-1220 converters are model number MSB-2 (thru hole) or MSB-3 (closed end). These are individual solder-type pin sockets for mounting the A/D on PC boards.


FEATURES

12-Bit Resolution
1MHz Word Rate
T/H and Timing Circuits Included
Single Hybrid Package

APPLICATIONS

Radar Systems
Medical Instrumentation
Electro-Optics Systems
Test Systems
Digital Oscilloscopes

HAS-1201 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The HAS-1201 A/D Converter combines high resolution and speed in a single hybrid package. This is a *complete* 12-bit, 1MHz unit which includes a track-and-hold and timing circuits. It's a total solution for the system designer who needs to perform the entire analog-to-digital conversion function in the smallest possible space.

This remarkable converter is a full answer to the question of digitizing analog signals into high-resolution data outputs and doing it in the most cost-effective way. The HAS-1201 is the ideal choice for the designer who needs state-of-the-art performance in high-resolution, high-speed A/D conversion.

Full-scale analog inputs are 5 or 10 volts; and the unit can operate with either bipolar or unipolar ranges. Analog input impedance is 1,000 ohms or 2,000 ohms and the three-state digital outputs are TTL compatible. The user needs to supply only an encode command and external power supplies for operation.

All models of the HAS-1201 A/D Converter are housed in 46-pin metal hybrid packages. The HAS-1201KM operates over a temperature range of 0 to +70°C. The HAS-1201SM is rated over an operating temperature range of -25°C to +85°C, but will operate with derated performance over a range of -55°C to +100°C. For units operating from -25°C to +85°C and military screening, order HAS-1201SMB; contact the factory for details about derated performance and military screening.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Parameter	Units	HAS-1201KM	HAS-1201SM/SMB
RESOLUTION (FS = Full Scale)	Bits	12	*
	% FS	0.025	*
ACCURACY			
Gain	% FS	± 3	*
Gain vs. Temperature	ppm/°C	80	*
Linearity @ dc	% FS ± 1/2LSB	0.0125	*
Diff. Nonlinearity vs. Temp.	ppm/°C	10	15
Monotonicity		Guaranteed	*
DYNAMIC CHARACTERISTICS			
In-Band Harmonics¹			
(dc to 100kHz)	dB below FS (min)	80 (75)	*
(100kHz to 500kHz)	dB below FS	75	*
Conversion Rate	MHz, max	1.05	1.00
Conversion Time ²	ns, max	950	*
Over Temperature	ns, max	950	1000
Aperture Uncertainty (Jitter)	ps, rms	30	*
Aperture Time (Delay)	ns	25	*
Signal to Noise Ratio (SNR) ³	dB (min)	68 (65)	*
Transient Response ⁴	ns (max)	600 (1000)	*
Overvoltage Recovery ⁵	ns	1000	*
Input Bandwidth			
Small Signal, -3dB ⁶	MHz	2	*
Large Signal, -3dB ⁷	MHz	2	*
Two-Tone Linearity (@ input frequencies) (75kHz; 105kHz)	dB below FS	80	*
ANALOG INPUT			
Voltage Ranges	V, p-p FS	5.0/10.0	*
	V, max	± 15	*
Impedance (5V/10V Input)	Ω (max)	1000/2000 (± 1%)	*
Bipolar Offset⁸			
Initial (5V Input)	mV (max)	± 2 (± 10)	*
vs. Temperature	FS ppm/°C (max)	50 (200)	*
DIGITAL INPUTS			
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.4	*
	V	"1" = +2.4 to +5	*
Impedance	LS TTL Loads	3	*
Rise and Fall Times	ns, max	10	*
Frequency	MHz, max	1.05	1.00
Encode Command Width⁹			
Min	ns	50	*
Max	ns	Encode Period - 350ns	*
Register Strobe Width			
Min	ns	50	*
Max	ns	Encode Period - 350ns	*
Enable Width			
Min	ns	100	*
DIGITAL OUTPUTS			
Format	Bit 1, Bit 1 - Bit 12	3-State; NRZ	*
Logic Levels, TTL-Compatible¹⁰	V	"0" = 0 to +0.5	*
	V	"1" = +2.4 to +5	*
Drive	TTL Loads	1	*
Time Skew	ns, max	10	*
Delay: Register Strobe to Output Data Validity	ns	30	*
Coding		Complementary Binary (CBIN)	*
		Complementary Offset Binary (COB)	*
		Complementary 2's Complement (C2SC)	*
POWER REQUIREMENTS			
+15V ± 5%	mA (max)	55 (70)	*
-15V ± 5%	mA (max)	65 (80)	*
+5V ± 5%	mA (max)	195 (235)	*
-5.2V ± 5%	mA (max)	35 (40)	*
Power Consumption	W (max)	3.0 (3.6)	*
TEMPERATURE RANGE¹¹			
Operating	°C	0 to +70	-25 to +85
Storage	°C	-55 to +150	*
THERMAL RESISTANCE¹²			
Junction to Air, θ _{ja} (Free Air)	°C/W	12	*
Junction to Case, θ _{jc}	°C/W	2.5	*
PACKAGE OPTION¹³			
M-46		HAS-1201KM	HAS-1201SM HAS1201SMB

HAS-1201 PIN DESIGNATION

PIN	FUNCTION	PIN	FUNCTION
46	+5V	1	+5V
45	-15V	2	GROUND
44	UNIPOLAR POSITIVE	3	ENCODE COMMAND
43	UNIPOLAR NEGATIVE	4	GROUND
42	-5.2V	5	GROUND
41	GROUND	6	DO NOT CONNECT*
40	5V RANGE IN	7	GROUND
39	10V RANGE IN	8	REGISTER STROBE
38	OFFSET	9	+5V
37	DO NOT CONNECT*	10	ENABLE
36	GROUND	11	BIT 1 (MSB)
35	-15V	12	BIT 11 (MSB)
34	NO CONNECTION	13	BIT 2
33	NO CONNECTION	14	BIT 3
32	+15V	15	BIT 4
31	+15V	16	BIT 5
30	GROUND	17	BIT 6
29	GROUND	18	BIT 7
28	GROUND	19	BIT 8
27	GROUND	20	BIT 9
26	GROUND	21	BIT 10
25	GROUND	22	BIT 11
24	GROUND	23	BIT 12 (LSB)

NOTE:
PINS 2, 4, 5, 7, 24-30, 36 and 41 NEED TO BE CONNECTED TO THE SAME COMMON GROUND AS CLOSE TO CASE AS POSSIBLE. POWER SUPPLY VOLTAGES NEED TO BE CONNECTED TO ALL DESIGNATED PINS.
*FOR FACTORY USE ONLY.

NOTES

- ¹In-Band Harmonics expressed in terms of spurious in-band signals generated at 1MHz encode rate at analog inputs shown in ().
 - ²Measured from leading edge of Encode Command to time associated data are valid.
 - ³RMS signal to rms noise ratio with 100kHz analog input.
 - ⁴For full-scale step input, 12-bit accuracy attained in specified time.
 - ⁵Recovers to specified performance in specified time after 2 × FS input overvoltage.
 - ⁶With analog input 40dB below FS.
 - ⁷With FS analog input. (Large-signal bandwidth flat within 0.5dB, dc to 500kHz.)
 - ⁸Externally adjustable to zero.
 - ⁹Transition from digital "0" to digital "1" initiates encoding.
 - ¹⁰Output data are TTL-compatible when analog input is within specified range. Negative over-voltage inputs cause tri-state output to drift to "high" condition and may create erroneous output (see text).
 - ¹¹Case Temperature. Models HAS-1201SM/SMB will operate with derated performance over temperature range of -55°C to +100°C; contact factory for details.
 - ¹²Maximum junction temperature is +150°C.
 - ¹³See Section 13 for package outline information.
- Specifications subject to change without notice.

THEORY OF OPERATION

Refer to the block diagram of the HAS-1201 A/D Converter.

This is a functional illustration of the HAS-1201 A/D Converter. Internally, the converter uses digitally corrected sub-ranging (DCS) pioneered by Analog Devices to generate 14 bits of digital data. The two extra bits are used for digital correction to assure that the 12 bits of parallel output data are an accurate representation of the analog input signal present at the time of the encode command.

The analog signal to be digitized is applied to an internal track-and-hold (T/H), whose change between the "track" and "hold" modes is determined by the HAS-1201 internal timing circuits. Applying an encode command (at Pin 3) triggers these circuits and causes the required timing signals to be generated.

Timing intervals for the various signals involved in the operation of the HAS-1201 A/D Converter are shown in Figure 1.

Understanding the operation of the HAS-1201 is easiest when the timing of events is related to the leading edge of the Encode Command. Minimum width of that signal is 50ns; maximum width is the period of the encode rate less 350ns. A square wave is always an acceptable encode signal for the HAS-1201 converter.

For purposes of illustration, spacing between Encode Commands #1 and #2 in Figure 1 is approximately equal to a word rate of 500kHz.

When the encode command is applied, the unit switches to the hold mode for approximately 670 nanoseconds; the length of the track mode is a function of word rate. When operated at its maximum frequency, the HAS-1201 will remain in "track" 280

nanoseconds, the interval required for internal processing of data.

During the first 50 nanoseconds of each hold period, valid data resulting from the previous encode command continue to be applied to the output register. But then, internal switching within the HAS-1201 causes changes to occur until the conversion cycle initiated by the most recent encode command is completed.

Referenced to the leading edge of the encode command, minimum spacing on the Register Strobe is 950ns; maximum spacing is shown with the Register Strobe in dotted lines.

Output data at Pins 11-23 remain valid until updated by a Register Strobe. As noted, this validity interval is based on having the ENABLE connected to either digital "0" or ground.

In Figure 1, the timing of the signals labeled ENABLE and OUTPUT DATA are not referenced to the ENCODE COMMAND; their timing is related only to each other.

If the ENABLE pulse is used to strobe output data into external circuits, the user must assure its arrival corresponds to the availability of valid data. When the ENABLE is at digital "1", output data present a high impedance to external circuits. Changing ENABLE to a digital "0" causes the three-state logic outputs to become low impedances and makes them available for strobing.

In the block diagram, the external connection of the encode command (Pin 3) to the register strobe (Pin 8) is the connection which might be used if the HAS-1201 were operating at a continuous maximum encode rate of 1.05MHz. Under these circumstances, the output data resulting from Encode Command #1 will be strobed out of the converter with the leading edge of Encode Command #2.




Figure 1. HAS-1201 Timing Diagram

OPERATING HAS-1201 AT WORD RATES LESS THAN MAXIMUM

If encode commands are applied asynchronously, direct connection of these pins results in variations in the times when output data are available, because of pipeline delay through the converter and the differences in intervals between encode commands.

With Pins 3 and 8 connected, the leading edge of each encode command is the signal which strobes output data generated by the *preceding* encode command. There is no separate, designated output signal indicating data are valid.

As an example, assume the HAS-1201 encode rate varies around 500kHz, but with relatively large differences in the times between encode commands. Under these conditions, the availability of output data will vary; it is often preferable to have outputs available a specified interval after each encode command. A method to achieve this is shown in Figure 2.

The insertion of a delay circuit between the encode command input and the strobe input of the HAS-1201 makes it possible to use each digital output word at a precise time after its associated encode command, even when operating the converter asynchronously.

The delay circuit can take any of several forms. The user may opt to use a fixed delay line with a delay of 950ns or more; in other cases, shift registers could be used. Another possibility is a variable delay, such as multivibrators, adjusted to the optimum delay for each application.

In this latter approach, the period of the multivibrators can be set to any desired time between a minimum of 950ns (the period of 1.05MHz) and a maximum determined by the period of the highest word rate to be used.




Figure 2. HAS-1201 Connection Diagram

CONNECTING HAS-1201 A/D CONVERTER

At the analog input, the user connects offset (Pin 38) externally to either Pin 43 or Pin 44 to obtain, respectively, unipolar negative or unipolar positive input ranging. The analog signal to be digitized is applied to Pin 39, the 10V input; or to Pin 40, the 5V input, depending upon the application. Examples are shown in Figures 3A-3G.

In Figure 3G, the recommended operational amplifier is an AD741. For 5V Unipolar Negative inputs using this circuit, connect Pin 43 to the positive input of the op amp and leave Pin 44 open.




Figure 3A

5V FS Bipolar input
Gain adjustment $\pm 5\%$ FS
Offset adjustment $\pm 5\%$ FS
(Adjust offset first)




Figure 3B

10V FS Bipolar input
Gain adjustment $\pm 5\%$ FS
Offset adjustment $\pm 5\%$ FS
(Adjust offset first)




Figure 3C

10V FS Unipolar Positive input
Gain adjustment $\pm 10\%$ FS
Offset adjustment $\pm 5\%$
(Adjust gain first)




Figure 3D

10V FS Unipolar Negative input
Gain adjustment $\pm 10\%$ FS
Offset adjustment $\pm 5\%$
(Adjust gain first)




Figure 3E

5V FS Bipolar input
Gain adjustment $\pm 20\%$ FS
No Offset adjustment




Figure 3F

5V FS Bipolar input
No Gain adjustment
Offset adjustment $\pm 5\%$ FS




Figure 3G

5V Unipolar Positive input
Offset adjustment $\pm 5\%$
No Gain adjustment
(see text)

Various input ranges with fixed gain and offset are shown in Table I.

INPUT RANGE	CONNECT PINS	INPUT PIN
10V Bipolar	None	39
10V Uni. Pos.	38 to 44	39
10V Uni. Neg.	38 to 43	39
5V Bipolar	None	40
5V Uni. Pos.	38 to 44	40
5V Uni. Neg.	38 to 43	40
4V Bipolar (800 ohms impedance)	38 to 40	40

Table I.

Regardless of the input connection being used, certain basic rules of layout should be observed for any high-speed circuit; this is particularly important for high-resolution devices such as the HAS-1201.

Bypass capacitors are used internally, but all power supplies should be bypassed externally, with $0.01\mu\text{F}$ – $0.1\mu\text{F}$ ceramic capacitors. Electrolytic capacitors of 10-22 microfarads should also be used on each supply; all capacitors should be connected as closely as possible to the supply pins.

A massive ground plane, careful component layout, and physically separating analog and digital signals are among other requirements for assuring the high-speed, high-resolution characteristics of the HAS-1201 A/D Converter.

Supply voltages must be applied to all pins for which they are designated. It is also extremely important to connect all grounds together, and to a solid, low-impedance ground plane.

Cooling air should be passed over the unit when it is being operated; it should be supplied at 300-500 linear feet per minute (LFPM).

The $\overline{\text{ENABLE}}$ signal at Pin 10 can be used for connecting the three-state logic outputs of the HAS-1201 to a bus. A logic "1" at this pin makes the logic outputs "float" at approximately 1.5 volts and causes them to be high impedances during the time other signals are applied to the computer or microprocessor bus.

If the HAS-1201 is not connected to a bus, i.e., it is being used as a system A/D, the $\overline{\text{ENABLE}}$ pin should be connected to logic "0" or ground.

When using the unit as a (free-standing) system A/D, the user should keep in mind the output characteristic noted in the footnotes of the Specifications table on Page 2 of this data sheet.

As a negative-going analog input is increased in value, the digital output of the HAS-1201 follows the changes until all outputs are at logic "1" (unit is operating with Complementary Offset Binary logic), indicating maximum negative analog input. Any further increase in negative input (overranging) will cause the tri-state digital outputs to "float".

The exception to this is the Bit 1 ($\overline{\text{MSB}}$) at Pin 11. Internal pull-down resistors cause it to go to logic "0" and remain.

When they are in an overrange condition, the digital outputs need to look "high". This means the load on the output must pull the open circuits to the "high" state; this requirement normally presents no problem when driving standard TTL or Schottky TTL inputs.

When driving low-power Schottky inputs, the change to "high" will have a slower rise time; it may require up to 100ns. For these, the user should avoid clocking the output data too soon.

CMOS circuits have no provision for pulling up the converter's outputs. In this situation, the recommended procedure is to use 2k pull-up resistors connected to +5 volts.

TESTING HAS-1201 PERFORMANCE

Sophisticated converters of the type represented by the HAS-1201 A/D Converter require sophisticated testing to assure they meet or exceed their specified performance parameters. One of these test methods is a Fast Fourier Transform (FFT) analysis of the converter output.

The results of that testing are shown in Figure 4.

This diagram is an average analysis, based on ten readings. In the test, a 104kHz sine wave is applied as the analog input (f_0), at a level of 1dB below full scale; the HAS-1201 is operated at a word rate of 1.05MHz.

The FFT is based on 512 sample points, with Hanning weighting applied to the digital representations of the analog samples. The resulting spectrum demonstrates the exceptional performance of the converter, particularly in terms of low noise and harmonic distortion.

In Figure 4, the vertical scale is based on a full-scale input referenced as 0dB. In this way, all (frequency) energy cells can be calculated with respect to full-scale rms inputs.




Figure 4. HAS-1201 Output Fast Fourier Transform

Besides the plot shown, the computer testing also supplies numerical data stipulating the precise readings of the second and third harmonics; and the signal-to-noise ratio (SNR). These numbers have been replaced by a horizontal frequency scale for purposes of illustration.

The original numbers indicated the peak amplitude of the second harmonic (208kHz) was at a level of -81dB ; the third harmonic (312kHz) was at -85dB . The signal-to-noise ratio was measured at 67.5dB , which corresponds to a noise floor of -68.5dB . All of these numbers, like the plot, are 10-run averages of 512 sample points in each run.

The harmonic distortion numbers include five energy cells on either side of the harmonics of $2 \times f_0$, and $3 \times f_0$. Including these cells helps negate the effects of side lobes caused by the Hanning weighting and non-coherent sampling used for testing.

Hanning, or cosine, weighting is one of several methods of generating FFT data; each method has certain characteristics which make it more or less appropriate for various applications.

ORDERING INFORMATION

Three models of the HAS-1201 A/D Converter are available. For commercial operating temperatures between 0 and $+70^\circ\text{C}$, order model number HAS-1201KM. The HAS-1201SM is rated over an operating temperature range of -25°C to $+85^\circ\text{C}$, but will operate with derated performance over a range of -55°C to $+100^\circ\text{C}$. For units operating from -25°C to $+85^\circ\text{C}$ and military screening, order HAS-1201SMB; contact the factory for details about derated performance and military screening.

HAS-1202/HAS-1202A


FEATURES

Conversion Time of 1.56 μ s (HAS-1202A)
12-Bit Resolution
Conversion Rates to 641kHz
Adjustment-Free Operation

APPLICATIONS

Waveform Analysis
Fast Fourier Transforms
Radar Systems

HAS-1202 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The HAS-1202 and improved HAS-1202A A/D converters are thick-film hybrid 12-bit converters housed in 32-pin ceramic or metal DIP packages. They can be used with high-performance track-and-hold (T/H) amplifiers to solve high-speed, high-resolution digitizing problems economically and feature conversion times of 2.86 μ s (HAS-1202) and 1.56 μ s (HAS-1202A).

These converters and the Analog Devices Model HTC-0300A T/H offer designers an opportunity to go from analog to digital with savings in power, board space, design time, and component costs.

They are ideally suited for applications which require excellent performance with a minimum of adjustments. Included in these

potential uses are radar systems, PCM, data acquisition systems, and digital signal processing (DSP) systems of various kinds.

The HAS-1202 and HAS-1202A are rated over an operating temperature range of 0 to +70°C and are packaged in 32-pin DIP ceramic housings. The HAS-1202M and HAS-1202AM are rated over a range of -55°C to +85°C and are packaged in metal cases. For metal case units with an operating range of -55°C to +100°C and military screening, order part numbers HAS-1202MB or HAS-1202AMB. Their performance characteristics are identical except for differences in conversion rates; the HAS-1202 is specified for a maximum rate of 349kHz, while the HAS-1202A is capable of operating up to 641kHz.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

		HAS-1202A	HAS-1202
MAXIMUM RATINGS			
Positive Supply (Pin 4)		+16VDC	*
Negative Supply (Pin 28)		-16VDC	*
Logic Supply (Pins 2, 27, 31)		+7VDC	*
Analog Input (Pin 26)		20V	*
Logic Input (Encode Command @ Pin 32)		+7V	*
Temperature			
Operating (Case)		-55°C to +100°C	*
Storage		-55°C to +125°C	*
Parameter	Units	HAS-1202A	HAS-1202
RESOLUTION (FS = Full Scale)	Bits (%FS)	12 (0.025)	*
LEAST SIGNIFICANT BIT (LSB) WEIGHT	mV	2.5	*
ACCURACY			
Monotonicity		Guaranteed	*
Integral Nonlinearity	LSB	± 1/2	*
Differential Nonlinearity	LSB	± 1/2	*
Nonlinearity vs. Temperature	ppm/°C	3.5	*
Gain Error	%FS, max	0.8 (0.18)	*
Gain vs. Temperature	ppm/°C	60	*
Gain vs. Power Supply Changes	ppm/mV	2.2	*
DYNAMIC CHARACTERISTICS			
Conversion Rate	kHz, max	641	349
Conversion Time ¹	μs, max	1.56	2.86
vs. Temperature	%/°C	0.08	*
ANALOG INPUT			
Voltage Ranges			
Bipolar	V	± 5.12	*
Unipolar	V	0 to +10.24	*
Overvoltage	V, max	20	*
Impedance	Ω, max	1,000 (± 20)	*
Offset ²			
Initial	mV, max	7 (38)	*
vs. Temperature			
Unipolar Input	ppm/°C	7	*
Bipolar Input	ppm/°C	35	*
ENCODE COMMAND INPUT³			
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.4 "1" = +2.4 to +5	*
Impedance	TTL Loads	1 "S" and 1 "LS"	*
Rise and Fall Times	ns, max	10	*
Width			
Min	ns	50	*
Frequency	kHz	dc to 641	dc to 349
DIGITAL OUTPUT			
Format	Data Bits Data Ready	12 Parallel; NRZ 1; RZ	*
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.4 "1" = +2.4 to +5	*
Drive	TTL Loads	5 Standard Binary (BIN)	*
Coding		Offset Bin. (OBN)	
POWER REQUIREMENTS			
+15V ± 0.5V	mA (max)	48 (60)	*
-15V ± 0.5V	mA (max)	30 (46)	*
+5V ± 0.25V	mA (max)	150 (232)	*
Power Dissipation	W, max	1.9 (2.75)	*
TEMPERATURE RANGE⁴			
Operating	°C	0 to +70	*
NOTE: For operating range of -25°C to +85°C, specify HAS-1202M or HAS-1202AM; for operating range of -55°C to +100°C and military screening, specify HAS-1202MB or HAS-1202AMB.			
THERMAL RESISTANCE⁵			
Junction to Air, θ _{JA} (Free Air)	°C/W	38	*
Junction to Case, θ _{JC}	°C/W	18	*
PACKAGE OPTION⁶			
M-32		HAS-1202A	HAS-1202

HAS-1202/HAS-1202A PIN DESIGNATIONS

(As viewed from bottom)

PIN	FUNCTION	PIN	FUNCTION
32	ENCODE COMMAND	1	DIGITAL GROUND
31	+5V	2	+5V
30	DIGITAL GROUND	3	DATA READY
29	BIPOLAR OFFSET	4	+15V
28	-15V	5	BIT 1 (MSB)
27	+5V	6	BIT 2
26	ANALOG INPUT	7	BIT 3
25	COMPARATOR INPUT	8	BIT 4
24	ANALOG GROUND	9	BIT 5
23	ANALOG GROUND	10	BIT 6
22	D/A INPUT	11	BIT 7
21	D/A OUTPUT	12	BIT 8
20	ANALOG GROUND	13	BIT 9
19	ANALOG GROUND	14	BIT 10
18	ANALOG GROUND	15	BIT 11
17	ANALOG GROUND	16	BIT 12

NOTE

Analog Ground (Pins 17-20; 23; 24) and Digital Ground (Pins 1 and 30) Are Electrically Independent of Each Other. Connect Together Externally and to Low-Impedance Ground Plane as Close to Device as Possible.

NOTES

*Specifications same as HAS-1202A.

¹Measured from leading edge of Encode Command to trailing edge of Data Ready with 50ns encode pulse. Conversion time increases equally with increasing width of Encode Command.

²Externally adjustable to zero.

³Transition from digital "0" to digital "1" initiates encoding.

⁴Case temperature. Metal case HAS-1202M/HAS-1202AM have operating ranges of -25°C to +85°C; HAS-1202MB/HAS-1202AMB have operating ranges of -55°C to +100°C and military screening.

⁵Maximum junction temperature = 150°C.

⁶See Section 13 for package outline information.

Specifications subject to change without notice.




Figure 1. HAS-1202/1202A Timing Diagram

HAS-1202 TIMING

Refer to Figure 1, HAS-1202/1202A Timing Diagram.

The TTL-compatible Encode Command pulse (applied to Pin 32) has a minimum width of 50 nanoseconds. As the width of the Encode Command is increased from this minimum, the width of the Data Ready pulse (and the conversion time) is increased by an equal amount. For the HAS-1202, maximum encode frequency is 349kHz; for the HAS-1202A, maximum encode rate is 641kHz.

When the leading edge of the encode signal arrives, data outputs resulting from the preceding encode command will be at their previous values; the Data Ready pulse, being RZ, will be at a digital "0" logic level.

The Data Ready pulse will typically transition from digital "0" to digital "1" 60 nanoseconds after the leading (positive-going) edge of the Encode Command. It will remain at logic "1" until all data outputs have established levels indicative of the input analog value which is present during the conversion period.

As expected, and as shown in Figure 1, the length of the Data Ready pulse and the corresponding availability of digital output data are different for the two models of HAS-1202 converters because of their differences in speed capabilities.

CALIBRATION PROCEDURE

Input connections for the HAS-1202 and HAS-1202A A/D Converters are shown in Figure 2.

The values for resistors R_A, R₁, and R₂ in the Gain Adjust portion of Figure 2 are a function of the desired analog input range.

For full-scale inputs ≥ 10.496 volts:

$$R_1 = (FS \text{ p-p} \times 97.66) - 1050$$

$$R_2 = \text{Not used}$$

$$R_A = 100\Omega$$

For full-scale inputs < 10.496 volts:

$$R_1 = 0\Omega$$

$$R_2 = 860 \left[\frac{(FS \text{ p-p} \times 97.66) - 165}{1025 - (FS \text{ p-p} \times 97.66)} \right]$$

$$R_A = 50\Omega$$

The dotted lines between Pins 21 and 29 and ground in Figure 2 are used to show differences in connections for unipolar and bipolar modes. For unipolar, ground Pin 29; for bipolar, connect Pins 21, 22, and 29 together without grounding.

When calibrating for either unipolar or bipolar operation, an encode command at a frequency of 200kHz should be applied to Pin 32. Zero Adjust must always be adjusted before Gain Adjust, no matter which mode of operation is being calibrated.

Connect a precision voltage reference source between the analog input and ground.

If the converter is to be operated in a unipolar mode, adjust the output of the voltage reference to the desired full-scale positive input voltage, as described in Table I. After adjusting the Zero Adjust control per the directions in Table I, reset the reference and calibrate Gain Adjust.




Figure 2. Gain and Offset Adjust

UNIPOLAR INPUT CALIBRATION
(For Analog Input Range 0V to + Full-Scale)

Apply Reference	And Adjust	For "Dither" Between
$+ FS \times (1.22 \times 10^{-4})$	Zero	0 000 000 000 and 0 000 000 001
$+ FS \times (0.99963)$	Gain	1 111 111 110 and 1 111 111 111

Table I.

If the converter is to be operated in a bipolar mode, refer to Table II.

BIPOLAR INPUT CALIBRATION
(For Analog Input Range - FS to + FS)

Apply Reference	And Adjust	For "Dither" Between
$- FS \times (0.99976)$	Zero	0 000 000 000 and 0 000 000 001
$+ FS \times (0.99927)$	Gain	1 111 111 110 and 1 111 111 111

Table II.

Note that Zero Adjust is set using the negative input voltage for bipolar operation, while Gain Adjust is calibrated with the positive bipolar input.

USING HAS-1202 WITH TRACK/HOLD

Figure 3 and Figure 4 illustrate possible combinations of the HAS-1202 or HAS-1202A A/D Converter with the HTC-0300A Track-and-Hold amplifier.


As shown, the upper word rate of the combination will be a function of which converter is used. When comparing the maximum word rates shown in the Specifications Table and the ones shown in the illustrations, there seems to be a disparity in encode rate capabilities.

The word rates shown in Figures 3 and 4, however, are correct and are based on "real-life" circuits using a T/H. The T/H needs sufficient time to acquire and/or settle to 12-bit accuracy. This interval is longer than the conversion time of the HAS-1202, and the result is a lower word rate for the combination than that which is possible with only the converter.

Note in Figure 3 that the encode pulse is applied, via an OR gate, to the ENCODE COMMAND input of the HTC-0300A. In Figure 4, it is applied directly to the ENCODE COMMAND input.

Circuit layout is extremely critical in using a high-speed converter and T/H to accomplish digitizing of analog signals; this is especially true with 12-bit systems of the type shown here.


In this context, "circuit layout" encompasses all of the important items which need to be considered. This includes, but is not limited to, precautions such as establishing low-impedance grounds; careful routing of analog and digital signal paths to avoid interference; and keeping all signal paths as short as possible. Bypassing of all power supplies is mandatory for best performance.



*C_p ARE TANTALUM CAPACITORS OF 1-10μF. ALL POWER SUPPLIES SHOULD ALSO BE BYPASSED WITH 0.1μF CERAMIC CAPACITORS CONNECTED DIRECTLY TO PIN.

MODEL	ENCODE PULSE WIDTH (MIN.)	ENCODE FREQ. (MAX.)
HAS-1202	100ns	32kHz
HAS-1202A	100ns	552kHz

Figure 3. 12-Bit A/D Conversion System



*C_p ARE TANTALUM CAPACITORS OF 1-10μF. ALL POWER SUPPLIES SHOULD ALSO BE BYPASSED WITH 0.1μF CERAMIC CAPACITORS CONNECTED DIRECTLY TO PIN.

**t₀ CAN BE DECREASED (OR REMOVED) BUT MAY DEGRADE PERFORMANCE. AMOUNT OF DEGRADATION HEAVILY DEPENDENT ON CIRCUIT LAYOUT.

MODEL	**t ₀ (MIN.)	ENCODE PULSE WIDTH (MIN.)	ENCODE FREQ. (MAX.)
HAS-1202	40ns	250ns	328kHz
HAS-1202A	80ns	250ns	560kHz

Figure 4. 12-Bit A/D Conversion System

For optimum performance in noisy environments, 2k pulldown resistors should be connected to Bits 1 through 4.

ORDERING INFORMATION

With the exception of conversion rates, the specifications are the same for the HAS-1202 and HAS-1202A A/D Converters; both units are housed in 32-pin DIP ceramic packages. For metal case versions with extended temperature ranges of -25°C to +85°C, order model number HAS-1202M or HAS-1202AM. For metal case versions with extended temperature ranges of -55°C to +100°C and military screening, order model number HAS-1202MB or HAS-1202AMB. Consult factory for details.


FEATURES

12-Bit Resolution
500kHz Word Rates
Internal Track-and-Hold
Single 40-Pin DIP

APPLICATIONS

Medical Instrumentation
Radar Systems
Test Systems
Waveform Analysis
Fast Fourier Transforms

HAS-1204 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The HAS-1204 A/D Converter is a *complete* 12-bit hybrid A/D converter in a single 40-pin metal DIP. In this context, "complete" means the unit includes a track-and-hold (T/H) amplifier, encoder, and all the necessary timing circuits. It is a remarkable, self-contained device ready to perform the conversion function without the need for external circuits.

The maximum conversion time of the HAS-1204 is 2.0 microseconds, including the acquisition time of the internal T/H. The large-signal bandwidth of the T/H is 4MHz and the small-signal

bandwidth is 7MHz. This combination of characteristics assures that the HAS-1204 will operate at word rates from dc through 500kHz, digitizing analog signals containing frequency components to 250kHz with minimum attenuation or distortion.

Integrating the T/H, encoder, and timing circuits into a single package allows optimum matching of T/H-encoder parameters to obtain the best possible performance. It also lowers the overall power dissipation to 2.85 watts, making the HAS-1204 an ideal choice for designers who face space and/or power restrictions for their designs.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Model	Units	HAS-1204BM	HAS-1204SM
RESOLUTION (FS = Full Scale)	Bits (%FS)	12 (0.024)	*
LSB WEIGHT			
5V Input Range	mV	1.22	*
10V Input Range	mV	2.44	*
ACCURACY			
Linearity @ dc	%FS ± 1/2LSB	0.0125	*
Monotonicity		Guaranteed	*
Nonlinearity vs. Temperature	ppm/°C	3	*
Gain Error	%FS (max)	0.1 (0.7)	*
Gain vs. Temperature	ppm/°C	35	*
DYNAMIC CHARACTERISTICS			
In-Band Harmonics¹			
(dc to 60kHz)	dB below FS	75	*
(60kHz to 120kHz)	dB below FS	75	*
(120kHz to 200kHz)	dB below FS	70	*
Conversion Rate	kHz	500	*
Conversion Time	μs, max	2.0	*
Aperture Uncertainty (Jitter)	ps	60	*
Aperture Time (Delay)	ns (min/max)	10 (4/18)	*
Signal to Noise Ratio (SNR) ²	dB	69	*
Transient Response ³	ns	400	*
Overvoltage Recovery ⁴	ns	900	*
Input Bandwidth			
Small Signal, -3dB ⁵	MHz	7	*
Large Signal, -3dB ⁶	MHz	4	*
Two-Tone Linearity (@ Input Frequencies) ⁷ (37.5kHz; 52.5kHz)	dB below FS	85	*
ANALOG INPUT			
Voltage Ranges	V, FS	0 to -5; 0 to -10 ±5; ±2.5	*
Overvoltage	V, max	2 × FS	*
Impedance			
5V Ranges	Ω (max)	1,000 (±10)	*
10V Ranges	Ω (max)	2,000 (±20)	*
Offset ⁸			
Initial-10V Input	mV (max)	10 (60)	*
vs. Temperature (Unipolar)	FS ppm/°C	15	*
vs. Temperature (Bipolar)	FS ppm/°C	50	*
ENCODE COMMAND INPUT⁹			
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.4 "1" = +2.4 to +5	*
Impedance	LSTTL Loads	2	*
Rise and Fall Times	ns, max	10	*
Width			
Min	ns	90	*
Max	ns	160	*
Frequency	kHz	dc to 500	*
DIGITAL OUTPUT¹⁰			
Format	Data Bits	12 Parallel; NRZ	*
	Data Ready	1; RZ	*
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.4 "1" = +2.4 to +5	*
Drive	TTL Loads	1 Standard	*
Coding			
Unipolar Mode		Complementary	*
		Binary (CBN)	*
Bipolar Mode		Complementary	*
		Offset Binary	*
		(COB)	*
POWER REQUIREMENTS			
+15V ± 0.5V	mA, max	76	*
-15V ± 0.5V	mA, max	55	*
+5V ± 0.5V	mA, max	177	*
Power Dissipation ¹¹	W, max	2.85	*
TEMPERATURE RANGE¹²			
Operating	°C	-25 to +85	-55 to +100
Storage	°C	-65 to +150	
THERMAL RESISTANCE¹³			
Junction to Air, θ _{JA} (Free Air)	°C/W	25	*
Junction to Case, θ _{JC}	°C/W	16	*
PACKAGE OPTION¹⁴			
M-40		HAS-1204BM	HAS-1204SM

HAS-1204 PIN DESIGNATIONS

(As viewed from bottom)

PIN	FUNCTION	PIN	FUNCTION
40	ANALOG GROUND	1	ENCODE COMMAND
39	10V RANGE	2	DATA READY
38	5V RANGE	3	ANALOG GROUND
37	GAIN ADJUST	4	+5V
36	-15V	5	-15V
35	+15V	6	DIGITAL GROUND
34	+5V	7	BIT 1 (MSB)
33	DIGITAL GROUND	8	BIT 2
32	FACTORY USE ONLY	9	BIT 3
31	FACTORY USE ONLY	10	BIT 4
30	-15V	11	BIT 5
29	BIPOLAR OFFSET	12	BIT 6
28	D/A OUTPUT	13	+5V
27	ANALOG GROUND	14	DIGITAL GROUND
26	ANALOG GROUND	15	BIT 7
25	ANALOG GROUND	16	BIT 8
24	ANALOG GROUND	17	BIT 9
23	ANALOG GROUND	18	BIT 10
22	CLOCK OUT	19	BIT 11
21	SERIAL OUT	20	BIT 12 (LSB)

NOTES

*Specification same as HAS-1204BM

¹In-band harmonics expressed in terms of spurious in-band signals generated at 500kHz encode rate at analog input frequencies shown in ().

²RMS signal to rms noise ratio with 50kHz analog input and encode rate of 500kHz; input signal at -1.0dB.

³For full-scale step input, 12-bit accuracy attained in specified time.

⁴Recovers to specified performance in specified time after 2 × FS input voltage.

⁵With analog input 40dB below FS.

⁶With FS analog input. (Large-signal bandwidth flat within 0.5dB, dc to 1MHz).

⁷Each input frequency applied at a level 7dB below full scale.

⁸Externally adjustable to zero.

⁹Transition from digital "0" to digital "1" initiates encoding.

¹⁰Use trailing edge of Data Ready pulse to strobe digital outputs into external circuits (See Figure 2).

¹¹Power dissipation shown is at zero input.

¹²T = Case temperature.

¹³Maximum junction temperature = 150°C.

¹⁴See Section 13 for package outline information.

Specifications subject to change without notice.

THEORY OF OPERATION/TIMING

Refer to the block diagram of the HAS-1204.

Analog input signals to be digitized are applied to either Pin 38 (5V RANGE) or Pin 39 (10V RANGE), depending upon their amplitude. These signals are inputs to the internal track-and-hold (T/H) which is normally operating in the "track" mode as a buffer amplifier, following all changes in analog as they occur.

An external strap, shown between Pin 28 and Pin 29, is used if operating the converter in the bipolar mode; it is important to keep this strap as short as possible. For unipolar operation, connect Pin 29 to ground.

The user determines the point at which the digitizing process is to be initiated by controlling the application of the TTL-compatible Encode Command pulse. Its positive-going leading edge switches the T/H to the "hold" mode of operation, "freezing" the analog input signal and beginning the digitizing process. As shown in the block diagram, the Encode Command applied to Pin 1 generates the required timing signals within the HAS-1204 A/D, making it unnecessary to add external circuits.

The held value of analog input is part of the input to a high-speed comparator within the converter. The other input is the analog output of the internal high-speed, high-accuracy D/A converter. The resulting output of the comparator is applied to the successive approximation register (SAR), also controlled by timing signals initiated by the encode command.

Digital outputs are available in both serial and parallel formats, as shown in Figure 1, HAS-1204 Timing.

Times shown in the timing diagram are typical times, unless noted otherwise. In the illustration, the Track/Hold signal is internal, not available to the user; it is included to help understand the operation of the converter.

Timing intervals are measured from the leading edge of the Encode Command supplied by the user; this makes it easier to establish appropriate system timing.

Note the trailing edge of each clock pulse occurs after its corresponding serial output information has changed. If the serial output of the HAS-1204 converter is the desired signal, the trailing edges of clock pulses should be used as the stobes.

To assure the serial output data are fully established, the user is urged to incorporate a delay of approximately 30 nanoseconds between the trailing clock edge and the latch. This compensates for latch setup time, and slight variations in timing between the clock pulses and their associated data.

The portion of Figure 1 pertaining to Data Ready timing shows it returns to the digital "0" state 10 nanoseconds before the track-and-hold switches from "hold" to "track". The trailing edge of clock pulse #12 and the "track" transition are time-coincident, so this change in Data Ready occurs 10 nanoseconds before the trailing edge of the last clock pulse; and at the same time as the Bit 12 data change.

Time coincidence between the change of the Data Ready pulse and the arrival of Bit 12 (LSB) data might seem to preclude using the Data Ready pulse as a strobe. Despite that initial impression, the trailing (falling) edge of the Data Ready is recommended for strobing the parallel outputs into external circuits. This can be accomplished by using an inverter with a time delay (t_D) of the appropriate amount for the latch which is being used, as illustrated in Figure 2.

The timing relationships discussed above are generated internally because the clock pulses' rising edges control the switching. The 30-nanosecond width of each clock signal helps assure that its serial output data are firmly established by the time the clock's trailing edge arrives.




Figure 1. HAS-1204 Timing





Figure 2. Output Strobe

APPLICATIONS INFORMATION

Figures 3 and 4 provide needed details on the adjustment of controls for setting the amount of offset and gain.


As noted in both illustrations, the OFFSET control must be set first for proper performance of the converter. Since the HAS-1204 is capable of operating in either a unipolar or bipolar mode, OFFSET ADJUST and GAIN ADJUST include information for both.



- NOTES
 A. ADJUST OFFSET CONTROL BEFORE GAIN CONTROL.
 B. FOR UNIPOLAR OPERATION, CONNECT PIN 29 TO GROUND.
 C. FOR BIPOLAR OPERATION, CONNECT PINS 28 AND 29 WITH SHORT JUMPER.

UNIPOLAR	10V RANGE	5V RANGE
APPLY $-1/2$ LSB TO INPUT:	-1.2mV (@ PIN 39)	-0.6mV (@ PIN 38)
ADJUST FOR BIT 12 "DITHER" IN DIGITAL OUTPUT WORD:	000 000 000 00X	
BIPOLAR	10V RANGE	5V RANGE
APPLY $\frac{\text{RANGE}}{2} - 1/2$ LSB TO INPUT:	+4.9988V (@ PIN 39)	+2.4994V (@ PIN 38)
ADJUST FOR BIT 12 "DITHER" IN DIGITAL OUTPUT WORD:	000 000 000 00X	

Figure 3. Offset Adjust



- NOTES
 A. ADJUST OFFSET CONTROL BEFORE GAIN CONTROL.
 B. FOR UNIPOLAR OPERATION, CONNECT PIN 29 TO GROUND.
 C. FOR BIPOLAR OPERATION, CONNECT PINS 28 AND 29 WITH SHORT JUMPER.

UNIPOLAR	10V RANGE	5V RANGE
APPLY $+1-1/2$ LSB TO INPUT:	-3.9963V (@ PIN 39)	-4.9982V (@ PIN 38)
ADJUST FOR BIT 12 "DITHER" IN DIGITAL OUTPUT WORD:	111 111 111 11X	
BIPOLAR	10V RANGE	5V RANGE
APPLY $\frac{\text{RANGE}}{2} + 1-1/2$ LSB TO INPUT:	-4.9963V (@ PIN 39)	-2.4982V (@ PIN 38)
ADJUST FOR BIT 12 "DITHER" IN DIGITAL OUTPUT WORD:	111 111 111 11X	

Figure 4. Gain Adjust

However, careful adjustment of available controls is not the only way to help assure optimum performance. Like all high-speed, high-resolution components, the HAS-1204 is also sensitive to layout constraints. The use of a large, low-impedance ground plane is imperative.

In addition, bypass capacitors on the power supply leads are recommended. For most applications, electrolytic capacitors of 10-22 microfarads in parallel with ceramic capacitors of 0.01μF to 0.1μF will enhance the converter's effectiveness. These should be connected as closely as possible to the power supply pins entering the hybrid.

To prevent cross-coupling of analog and digital signals which may "mask" lower-order bits, analog and digital signal paths should be physically separated as much as possible. The user is urged to pay careful attention to both electrical and mechanical design to obtain best results.

ORDERING INFORMATION

Two versions of HAS-1204 A/D Converters are available as standard products; both are housed in 40-pin hermetically-sealed metal packages. With the exception of operating temperatures, the specifications are the same for both units. For a temperature range of -25°C to $+85^{\circ}\text{C}$, specify the model HAS-1204BM; for a range of -55°C to $+100^{\circ}\text{C}$, order model number HAS-1204SM. Units screened to military requirements are also available; contact the factory for details.


FEATURES

14-Bit Resolution
125kHz Word Rates
Internal Track-and-Hold
40-Pin DIP

APPLICATIONS

FDM/TDM Transmultiplexers
CAT/NMR Scanners
PCM Systems
Digital Audio
General Instrumentation

HAS-1409 FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION


The HAS-1409KM, HAS-1409LM, and HAS-1409AKM hybrid A/D converters offer designers performance characteristics which have never before been available.

Now, for the first time, high resolution and high speed come together in a hybrid package which includes an internal track-and-hold. The HAS-1409 units have resolutions of 14 bits, are capable of word rates up to 125kHz, and are complete with track-and-hold; all of these features are housed in a single 40-pin DIP package which dissipates only two watts.

The HAS-1409KM and HAS-1409LM both include internal clocks, which allow the converters to be operated at any word rate from dc through 120kHz; the HAS-1409AKM is designed for applications which use an external system clock whose frequency establishes the user's optimum word rate, up to 125kHz.

The HAS-1409 A/D has been characterized with a companion D/A converter, the HDD-1409KM, to emphasize the superior ac performance needed for use in Frequency Division Multiplex/Time Division Multiplex (FDM/TDM) transmultiplexer systems. Although specifically designed for these kinds of applications, it can also be used for other digital signal processing such as Computer Aided Tomography (CAT) and Nuclear Magnetic Resonance (NMR) scanners, and Pulse Code Modulation (PCM).

Conventional data converters often display errors at midscale which make them inadequate for use in the types of systems cited above. The unique Digitally Corrected Subranging technique pioneered by Analog Devices, used with other proprietary techniques, virtually cancels midscale errors in the HAS-1409, thereby eliminating a major source of system errors.



*10dB/div Vertical; 5kHz/div Horizontal
Spectrum analyzer shows extremely low
intermodulation (IM) products of
back-to-back HAS-1409 A/D and HDD-1409 D/A*

The logic outputs are TTL-compatible and are presented as 14 bits of parallel data. Buffer output registers and a 3-state format provide dual advantages of good drive and bus compatibility.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

Model	Units	HAS-1409KM	HAS-1409AKM	HAS-1409LM
RESOLUTION (FS = Full Scale)	Bits (%FS)	14 (0.006)	*	*
LSB WEIGHT	μV	610 or 1221, depending on input range	*	*
ACCURACY				
Linearity @ dc	%FS ± 1/2LSB	0.006	*	*
Monotonicity	°C	Guaranteed 0 to +85	*	*
Nonlinearity vs. Temperature	ppm/°C	5	*	*
Gain Error	%FS	1	*	*
Gain vs. Temperature	ppm/°C	20	*	*
DYNAMIC CHARACTERISTICS ¹				
Harmonics ²	dB	-100	*	-80
Intermodulation Products ²	dB	-100	*	-90
Conversion Rate	kHz	120 (112 guaranteed)	125 ³	120 (112 guaranteed)
Aperture Time (Delay)	ns	50	*	*
Signal to Noise Ratio (SNR) ⁴	dB	80	*	*
Noise Power Ratio (NPR) ⁵	dB	68	*	65
Transient Response ⁶	μs	8	*	2
Overvoltage Recovery	μs	8	*	6
Input Bandwidth				
Small Signal, 3dB ⁸	kHz	200	*	800
Large Signal, 3dB ⁹	kHz	200	*	300
Idle Noise/kHz ¹⁰	dB	-104	*	30
ANALOG INPUT				
Voltage Ranges	V, FS	±5; ±10	*	*
Overvoltage	V, max	±20	*	*
Input Type		Bipolar	*	*
Impedance	kΩ	5; 10	*	*
Offset			*	*
Initial-Set at Factory vs. Temperature	mV (max) μV/°C	2 (10) 100	*	*
ENCODE COMMAND INPUT ¹¹				
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.4 "1" = +2.4 to +5	*	*
Impedance	TTL Loads	1	*	*
Width				
Min	ns	50	1 Clock	*
Max	ns	T-50 ¹²	Period	*
Frequency	kHz	dc to 125	Synchronous to External Clock	*
CLOCK INPUT				
Logic Levels, TTL-Compatible	V	N/A	"0" = 0 to +0.4 "1" = +2.4 to +5	N/A
Impedance	TTL Loads	N/A	2	N/A
Frequency ¹³	MHz, max	N/A	4.5	N/A
DIGITAL OUTPUT				
Format	Bits	14 Parallel; 3 State	*	*
Logic Levels, TTL-Compatible	V	"0" = 0 to +0.4 "1" = +2.4 to +5	*	*
Drive	TTL Loads	5	*	*
Time Skew	ns, max	20	*	*
Coding		Offset Binary (MSB); 2's Complement (MSB)	*	*
POWER REQUIREMENTS				
+15V ±5%	mA	20	*	*
-15V ±5%	mA	40	*	*
+5V ±5%	mA	220	180	*
Power Dissipation	W (max)	2.0 (2.4)	1.8 (2.2)	*
TEMPERATURE RANGE ¹⁴				
Operating	°C	-25 to +85	*	*
Storage	°C	-55 to +150	*	*
THERMAL RESISTANCE ¹⁵				
Junction to Air, θ _{JA} (Free Air)	°C/W	25	*	*
Junction to Case, θ _{JC}	°C/W	16	*	*
MEAN TIME BETWEEN FAILURES ¹⁶ (MTBF)	Hours	4.15 × 10 ⁴	*	*
PACKAGE OPTION ¹⁷ M-40		HAS-1409KM	HAS-1409AKM	HAS-1409LM

NOTES

¹AC performance characteristics are based on back-to-back performance with HDD-1409 D/A Converter. All signals are referenced to rms value of full-scale sinewave.

²Harmonics and intermodulation products measured at 112kHz encode rate, with input frequencies of 86.5kHz and 91kHz at -21dB (see Figure 5).

³Requires external clock.

⁴Full-scale signal to rms noise with 10kHz analog input frequency and encode rate of 112kHz; input signal at -6dB.

⁵60kHz to 108kHz white noise bandwidth with slot frequency of 70kHz; and encode rate of 112kHz (see Figure 6).

⁶For full-scale 10-volt input, ±1LSB attained in specified time.

⁷Recovers to 14-bit accuracy in specified time after 2 × FS input overvoltage.

⁸With analog input 40dB below FS.

⁹With FS analog input. (Large-signal bandwidth flat within 0.5dB, dc to 100kHz).

¹⁰Idle noise measured at 112kHz encode rate, with input frequency of 84kHz at -41dB (see Figure 7).

¹¹HAS-1409KM has pin-selectable positive- or negative-edge triggering. HAS-1409AKM requires negative-pulse synchronized to rising clock edge.

¹²T = Encode Command clock period.

¹³Clock frequency shown based on typically using 50% duty cycle and 36:1 division of external clock.

¹⁴Case Temperature.

¹⁵Maximum junction temperature = 150°C.

¹⁶Calculated for using MIL-HDBK 217; Ground Benign; Case Temperature = 60°C.

¹⁷See Section 13 for package outline information.

*Specifications same as HAS-1409KM.

Specifications subject to change without notice.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



HAS-1409 PIN DESIGNATION

PIN	FUNCTION (ALL)	PIN	FUNCTION (AKM)	PIN	FUNCTION (KM & LM)
1	±10V INPUT	21	DIGITAL GROUND	21	DIGITAL GROUND
2	±5V INPUT	22	BIT 1 (MSB)	22	BIT 1 (MSB)
3	ANALOG GROUND	23	BIT 1 (MSB)	23	BIT 1 (MSB)
4	DIGITAL GROUND	24	BIT 2	24	BIT 2
5	+5V	25	BIT 3	25	BIT 3
6	+5V	26	BIT 4	26	BIT 4
7	N/C	27	BIT 5	27	BIT 5
8	N/C	28	BIT 6	28	BIT 6
9	+5V	29	ENABLE HIGH (MSBs)	29	ENABLE HIGH (MSBs)
10	DIGITAL GROUND	30	CLOCK	30	ENCODE
11	ENABLE LOW (LSBs)	31	ENCODE	31	ENCODE
12	BIT 14 (LSB)	32	+5V	32	+5V
13	BIT 13	33	DIGITAL GROUND	33	DIGITAL GROUND
14	BIT 12	34	-15V	34	-15V
15	BIT 11	35	+15V	35	+15V
16	BIT 10	36	DIGITAL GROUND	36	DIGITAL GROUND
17	BIT 9	37	ANALOG GROUND	37	ANALOG GROUND
18	BIT 8	38	ANALOG GROUND	38	ANALOG GROUND
19	BIT 7	39	+5V	39	+5V
20	DIGITAL GROUND	40	ANALOG GROUND	40	ANALOG GROUND

ALL +5V PINS ARE CONNECTED TOGETHER INTERNALLY (5, 6, 9, 32, 39). MUST ALSO BE CONNECTED TOGETHER EXTERNALLY CLOSE TO CASE.
 ALL ANALOG GROUND PINS ARE CONNECTED TOGETHER INTERNALLY (3, 37, 38, 40).
 ALL DIGITAL GROUND PINS ARE CONNECTED TOGETHER INTERNALLY (4, 10, 20, 21, 33, 36).
 FOR BEST PERFORMANCE, ANALOG GROUND AND DIGITAL GROUND PINS MUST ALL BE CONNECTED TOGETHER AND TO GROUND EXTERNALLY AS CLOSE TO THE CASE AS POSSIBLE.

HAS-1409KM/HAS-1409AKM TIMING

Refer to the block diagram of the HAS-1409AKM A/D converter.

In the HAS-1409KM, and HAS-1409LM, signals applied to the timing circuits will be different from those shown. For them, these signals will be ENCODE or ENCODE.

In all units, the analog input to be digitized is applied first to a track-and-hold (T/H) circuit, which is normally in "track", following all changes in analog as they occur since the T/H is operating as a buffer amplifier.

Refer to Figure 1, the timing diagram for the HAS-1409KM and HAS-1409LM A/D converters.

3




Figure 1. HAS-1409KM and HAS-1409LM A/D Timing Diagram

The user determines the point at which digitizing is to be done by applying an external TTL-compatible signal to the timing circuits; this causes the T/H to switch from the "track" mode to the "hold" mode. In the HAS-1409KM and HAS-1409LM, this "track" to "hold" transition can be accomplished with either positive triggering or negative triggering. As shown, positive-edge triggering is done with an $\overline{\text{ENCODE}}$ command and $\overline{\text{ENCODE}}$ connected to ground. Negative-edge triggering is accomplished with an $\overline{\text{ENCODE}}$ signal and ENCODE connected to +5V. The HAS-1409KM and HAS-1409LM return to "track" automatically approximately 5 μ s after the encode command.

Output data will be valid after a nominal delay of 8 μ s from the leading edge of the encode command. Strobing the output data into external circuits might best be accomplished by using a square-wave signal for the encode command and using its negative-going trailing edge as a time reference for the strobing action. Output data will not yet be valid when that trailing edge occurs, but the edge can be used as a known reference point for measuring the 8 μ s conversion time.

Internal timing circuits within the HAS-1409 generate the necessary control and timing pulses to operate the unit at a word rate of 112kHz. This rate is based on:

KM/LM: The internal clocks are adjusted at the factory for this conversion rate.

AKM: The HAS-1409AKM divides the external clock frequency of 4.032MHz by a factor of 36:1 and provides 14 bits of parallel data at the 112kHz word rate established by this ratio. The 112kHz cited in this example is the minimum guaranteed word rate of the HAS-1409, and is a sample rate commonly used in transmultiplexer applications. (See FDM/TDM Transmultiplexers section of data sheet).

Figure 2 shows the timing relationship of the HAS-1409AKM A/D converter signals when the converter is being operated from an external clock.




Figure 2. HAS-1409AKM A/D Timing Diagram (External Clock Operating at 4.032MHz)

As shown, the leading edge of the negative-going $\overline{\text{ENCODE}}$ pulse supplied by the user should occur from 0 to 100ns after the leading edge of the clock pulse which is shown (for purposes of illustrating timing relationships) as Clock Pulse #1. The trailing edge of this pulse should occur from 0 to 100ns after the leading edge of the next clock pulse (designated here as Clock Pulse #2).

The output data associated with the *preceding* clock pulse and ENCODE pulse will be valid within 200ns of the leading edge of Clock Pulse #1. Data associated with Clock Pulse #1 will be valid within 200ns of the leading edge of Clock Pulse #37. When the HAS-1409AKM is operated from a 4.032MHz clock, the trailing edge of the ENCODE pulse could be used to determine when the output data will be strobed into external circuits.

The $\overline{\text{ENCODE}}$ pulse is used to insure output data will remain in synchronization with the clock pulses. Using the leading edge of the first $\overline{\text{ENCODE}}$ as a reference, the HAS-1409AKM goes into "track" after 21 clock pulses (on Clock Pulse #22); and goes into "hold" after 34 clocks (Clock Pulse #35).

THEORY OF OPERATION

With the exception of the difference in input signals applied to the timing circuits, all converters operate in essentially the same way.

Referring again to the block diagram, the timing circuits "freeze" the analog signal at the output of the track-and-hold. This held value is applied to an A/D converter in the HAS-1409, and the same value is applied to one input of a difference amplifier.

The output of the internal A/D converter is digitized and applied to a D/A converter which is 14-bit accurate and optimized for ac applications; the A/D output is also applied to correction logic circuits.

The D/A output is applied to the second input of the difference amplifier, which generates an error signal indicative of the difference between the "held" analog input and a digital representation of that signal. This residue signal is then converted and is also applied to the digital correction circuits.

The correction circuits combine the two bytes to compensate for nonlinearities and other circuit errors. Basically, the information contained in the second byte is used as the Least Significant Bits (LSBs) and determines what corrective action is needed for the first byte (the MSBs) to insure its accuracy.

APPLICATIONS/TESTING

For FDM/TDM applications, the analog input frequency applied to the HAS-1409 will be in the frequency band of 60-108kHz; the combined HAS-1409/HDD-1409 performance parameters have been optimized for this use.

Refer to Figure 3 HAS-1409 Basic Interface.




Figure 3. HAS-1409 Basic Interface

As shown, the analog input is applied to Pin 1 or Pin 2, depending on the amplitude of the signal to be digitized. A TTL-compatible pulse is applied as $\overline{\text{ENCODE}}$; and another TTL-compatible signal is applied as the clock. As indicated earlier in the timing diagram, these signals must be synchronous.

The $\overline{\text{ENABLE HIGH}}$ and $\overline{\text{ENABLE LOW}}$ signals applied to Pins 29 and 11 control the state of the digital outputs. The TTL $\overline{\text{ENABLE HIGH}}$ signal affects BIT 1 (MSB), Bit 1 (MSB), and Bits 2-6; the $\overline{\text{ENABLE LOW}}$ affects Bits 7-14. When $\overline{\text{ENABLE HIGH}}$ and/or $\overline{\text{ENABLE LOW}}$ inputs are connected

to ground or logical "0", their corresponding bit outputs will be present. When they are connected to a logical "1" voltage, their associated bit outputs will be open.

The 3-state TTL digital output signals will be available at Pins 12-19 and Pins 22-28. Pins 34 and 35 are used for $-15V$ and $+15V$ supplies; $+5V$ is applied to several places—Pins 5, 6, 9, 32, and 39 (all pins should be connected). All three supplies should be bypassed as close as possible to the hybrid case. For best performance, all ANALOG GROUND and DIGITAL GROUND pins *must* be connected together and to ground externally; this should also be done close to the case.

Refer to Figure 4 Basic Test Setup.




Figure 4. Basic Test Setup

The HAS-1409 A/D converter has been characterized for performance in a back-to-back hook-up with the HDD-1409 D/A converter. The analog signal to be digitized and reconstructed is applied to this test arrangement through a bandpass filter of 60kHz-108kHz; the resulting analog output is also passed through the same kind of filter.

CLOCK and ENCODE signals are generated in synchronization with one another and are timed for correct interaction with the STROBE and GATE signals applied to the D/A. Because of the back-to-back configuration of the two converters, the performance tests are indicative of the baseline characteristics of *both* units.

Refer to Figure 5 Intermodulation (Total Harmonic) Distortion Test Circuit.




Figure 5. Intermodulation (Total Harmonic) Distortion Test Circuit

Harmonics levels and intermodulation (IM) products are measured in the same way to assure optimum performance in FDM/TDM system applications. The purpose of the testing is to insure that "beat" frequencies generated by the interaction of two signals are sufficiently suppressed to avoid interfering with the carrier frequencies and masking their information contents.

In these tests, the HAS-1409 is operated at a 112kHz word rate, established by the external 4.032MHz clock. Two pure sinewave signals at frequencies of 91kHz and 86.5kHz are applied to a

summation amplifier at precise levels 21dB below the rms value of a full-scale sinewave.

These particular input frequencies are selected on the basis that their interaction with one another will generate second and third-order harmonics and IM products which are easily distinguished and measurable. As in any sampling scheme, these signals are "folded" back into the passband of interest and their amplitudes are a measure of A/D and D/A performance.

The output of the summation amplifier is applied through the 60-108kHz filter, digitized, reconstructed, and refiltered. Typically, the levels of harmonics and intermodulation products are $-100dB$.

Refer to Figure 6 Noise Power Ratio Test Circuit.




Figure 6. Noise Power Ratio Test Circuit

Noise Power Ratio (NPR) is a critical measure of A/D and D/A performance for FDM/TDM systems and the method of measuring this ratio must replicate the conditions which are present when the units are operating as a part of those systems. In this test, also, the HAS-1409 is operating at 112kHz word rates.

White noise in the frequency band of 60kHz to 108kHz is applied to the A/D, and the total power which is present in a narrow "slot" at a frequency of 70kHz is computed. A narrow bandstop filter whose center frequency is 70kHz is then switched in, and the total power remaining in the "slot" is computed. The ratio of these two readings is the NPR and the result for the HAS-1409 is typically 68dB. CAUTION: The high-performance characteristics of the HAS-1409 stress the measurement capabilities of most NPR test sets.

Refer to Figure 7 Idle Noise Test Circuit. In this test, a spectrally pure sinewave of 84kHz is applied through a filter to the HAS-1409/HDD-1409 combination at a level of $-41dB$. An encode rate of 112kHz is used; the combination of input frequency and encode rate cancels all harmonics, leaving only the fundamental input frequency and noise components.




Figure 7. Idle Noise Test Circuit

The results of digitizing and reconstructing this signal are examined with a spectrum analyzer to determine the level of noise components contributed by the converters. Acceptable performance will show average idle noise components to be at $-104dB$ when using a 1kHz-resolution filter.

FDM/TDM TRANSMULTIPLEXERS

There are two standard formats used in telephony for multiplexing voice signals. The older of the two, frequency division multiplex (FDM), is used throughout the world for transmitting long distance telephone calls. In this scheme, voiceband signals are "stacked" into adjacent 4kHz channels in their assigned frequency domain by using single sideband (SSB) amplitude modulation.

Standard FDM hierarchy assembles twelve of these 4kHz channels into units called "groups", and then assembles five groups (60 channels) into "supergroups." The frequencies of group bands range from 60kHz to 108kHz, and the supergroup bands have center frequencies between 312kHz and 552kHz.

In the newer time division multiplex, or TDM, each voice signal is digitized using pulse code modulation (PCM), at an 8kHz sample rate. The resulting pulse streams are then interleaved in time and transmitted.

The assembly of time slots (channels) for TDM is not as universal as it is for FDM. In North America and Japan, the basic unit is 24 time slots, all of which are available to users. In Western Europe, the basic unit is 32 time slots; 30 are active, one is for signaling, and one is for framing.

TDM processing is growing at a rapid pace because the voice signals have good fidelity, and the hardware which is used benefits from the economics of lower and lower prices for digital integrated circuits.

Digital toll switching offices were first installed in the United States in the latter part of the 1970s. One of the major characteristics of these types of telephone offices is that they switch signals exclusively in the TDM format within the office. But their need to operate also with the older FDM format means all incoming and outgoing signals must be converted to and from digital form.

The interface between the two standard signal multiplexing formats used to make this conversion is the FDM/TDM transmultiplexer system. The translation from one format to the other can be accomplished with conventional analog and digital techniques by demultiplexing signals in one format down to baseband, and remultiplexing them again into the other format.

Digital signal processing (DSP) for the interface is attractive, however. The frequency ranges of the signals which are involved make efficient use of available technology; and the stringent interface specifications benefit from the inherent precision of a digital approach. Since the problem is well defined, digital techniques are distinctly viable solutions. An example of these techniques is shown in Figure 8.




Figure 8. Digital FDM/TDM Translation

Undesirable out-of-band components are removed from the FDM signal by the analog filter. The output of the filter is then applied to the HAS-1409 A/D converter whose output is a digital word stream. The individual channels within this stream are

separated via a real-time processing algorithm in the block labeled Digital Processor. The resulting signal is now in the TDM format for switching and/or transmitting.

The lower portion of Figure 8 depicts the process of going from TDM to FDM, using the HDD-1409 D/A converter, in a procedure which is basically an inverse operation. The exception is the analog filter, which performs essentially the same function in both directions.

Interfacing FDM and TDM occurs at two different levels. In North America and Japan, this translation takes place between two 12-channel group bands and a 24-channel TDM unit. In Europe, it is between a 60-channel supergroup and two 30-channel European TDM units.

Theoretically, the minimum word rate for the HAS-1409 A/D is equal to twice the bandwidth of the FDM group signal; that signal, in turn, is equal to the word rate of the TDM signal, i.e., 96kHz for the group band.

This minimum rate falls into the passband of interest because group frequencies occupy the band from 60kHz to 108kHz; as a consequence, the theoretical minimum rate would severely complicate the processing algorithm and introduce aliasing errors into the signal.

Operating at a conversion rate near this minimum is desirable, however, because the cost of the A/D and D/A converters increases as their word rates increase. In addition, a sampling rate which is an even multiple of the basic 8kHz PCM frequency simplifies the algorithm.

Since any sampling rate between the (108kHz) upper band and two times the 60kHz lower band (120kHz) will suffice, the HAS-1409 A/D converter is operated at 112kHz.

This rate provides the benefits enumerated above and prevents overlapping between channels caused by aliasing. A conversion rate of 112kHz also supplies a guard band of 8kHz between signal images; that guard band reduces the complexity of the analog reconstruction filter.

Computer Labs Division of Analog Devices uses this 112kHz word rate when testing the performance of the HAS-1409 A/D and HDD-1409 D/A converters back-to-back to help assure test conditions are a good replication of the operating conditions.

For some of the testing, the word rate interacts with the analog input frequencies to provide additional insight into performance. Harmonics tests and intermodulation products tests are examples.

Another is the test for idle noise, the sum of various noise spectra not influenced by modulation. Thermal noise, oscillator shot noise, baseband amplifier noise, and other sources are examples. Their sum is measured on a power basis because of their uncorrelated nature.

In the test, the input frequency is a spectrally-pure 84kHz. The combination of input frequency and encode rate cancels all harmonics, leaving only the fundamental frequency and the idle noise components.

Evaluating the amount of idle noise generated by the converters helps evaluate their nonlinear distortion, without rigorously testing for that characteristic. In transmultiplexer systems, the converters are the only important sources of this distortion, but converters which meet requirements for idle noise easily meet requirements for nonlinearity.


FEATURES

12 Bits @ 5MHz Word Rate
One-27 Sq. In. PC Board
Built-In Track-and-Hold – 25ps Aperture Uncertainty
15MHz Analog Input Bandwidth
TTL Compatible
Low (13-Watt) Power Dissipation
Signal-to-Noise Ratio Greater Than 66dB
Noise Power Ratio Greater Than 56dB
Completely Repairable

APPLICATIONS

Radar Digitizing
Digital Communications
Real Time Spectrum Analysis
Signature Analysis

MOD-1205 FUNCTIONAL BLOCK DIAGRAM



NOTE: WITH PIN 30 OPEN, ANALOG INPUT IMPEDANCE IS 400Ω. WITH PIN 30 GROUNDED, ANALOG IMPEDANCE IS 50Ω.

GENERAL DESCRIPTION

Analog Devices' model MOD-1205 is a very high-speed A/D converter capable of digitizing video input signals to 12-bit accuracy at random or periodic word rates of dc through 5MHz. The MOD-1205 is truly a breakthrough in high-speed A/D technology. It utilizes the latest state-of-the-art conversion technique called digital correcting subranging (DCS) to effectively eliminate errors normally associated with subranging type ADCs. It is the most cost effective A/D in this speed category, combining small size and low power dissipation with low cost.

The MOD-1205 is constructed on a single printed circuit card which is intended for mounting on a system mother board and occupies only 27 square inches. Within this A/D is the required sample/track-and-hold amplifier, encoder, timing circuits and output latches for a true simultaneous, all-parallel digital output.

The encode command input and digital outputs are TTL compatible. The A/D requires only an external encode command pulse and external power supplies for operation. **NO** external parts are required. Gain and offset potentiometers are provided on the card. The A/D is fully repairable either at the factory or in the field.

The MOD-1205 is ideally suited for systems requiring the ultimate in conversion speed and accuracy. Such applications include radar digitizing, digital communications, spectrum analysis, and many others. Each MOD-1205 is backed by Analog Devices' limited one year warranty.

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted)

MODEL	MOD-1205
RESOLUTION (FS = FULL SCALE)	12 Bits (0.024% FS)
LSB WEIGHT	1mV
ACCURACY (INCLUDING LINEARITY) @ DC	±0.0125% Full Scale ±1/2LSB
Monotonicity	Guaranteed (0 to +70°C)
Nonlinearity vs. Temperature	0.005% of FS/°C, max
Gain vs. Temperature	0.01% of FS/°C, type; 0.03% of FS/°C, max
DYNAMIC CHARACTERISTICS	
AC Linearity ¹ (dc to 1MHz)	Spurious Signals >70dB below FS, max
(1MHz to 2.5MHz)	Spurious Signals >65dB below FS, max; >68dB, typ
Conversion Time	See Text and Timing Diagram
Conversion Rate (Word Rate)	5MHz
Aperture Uncertainty (Jitter)	±25ps max
Aperture Time	30ns (±10ns from unit to unit)
Signal to Noise Ratio ²	66dB min; 68dB, typ
Noise Power Ratio ³	56dB min, 58dB typ
Transient Response ⁴	12-Bit (0.0125%) Accuracy within 200ns
Overvoltage Recovery Time ⁵	200ns
Input Bandwidth (small signal, 3dB)	15MHz min
Input Bandwidth (large signal, 3dB)	10MHz min; flat within ±0.1dB, dc through 5MHz
ANALOG INPUT	
Voltage Range	±2.048V FS
	±4V Absolute max
Impedance	400Ω with pin 30 open, 50Ω with pin 30 grounded
Offset Voltage	Adjust to 0 with On Board Potentiometer
Offset vs. Temperature	0.02% FS/°C, type; 0.05% of FS/°C, max
Bias Current	1nA max
ENCODE COMMAND INPUT	
Logic Levels, TTL Compatible	"0" = 0 to +0.4V
	"1" = +2.4V to +5V
Logic Loading	2 Standard TTL Gates
Rise and Fall Times	10ns max
Duration min/max	25ns/50% of Duty Cycle
Frequency (Random or Periodic) ⁶	5MHz
DIGITAL DATA OUTPUT	
Format	12 Parallel Bits, NRZ
Logic Levels, TTL Compatible	"0" = 0 to +0.4V
	"1" = +2.4V to +5V
Drive (Not Short Circuit Protected)	Up to 1 Schottky TTL or
	2 Standard TTL Loads
Time Skew	10ns max
Coding	Offset Binary (OBN) or 2's complement (2SC)
Conversion Time	See Text on the Next Page
POWER REQUIREMENTS ⁶	
+15V ±5%	200mA
-15V ±5%	150mA
-6V ±4%	700mA
+5V ±5%	800mA
Power Consumption	13 Watts
TEMPERATURE RANGE	
Operating	0 to +70°C
Storage	-55°C to +85°C
Cooling Requirements	500 Linear Feet Per Min (LFPM) @ +70°C
PHYSICAL CHARACTERISTICS	
Construction	Single Printed Circuit Card

NOTES

¹ AC linearity expressed in terms of spurious in-band signals generated at specified encode rates at analog input frequencies ().

² rms signal to rms noise at 500kHz analog input.

³ dc to 2.4MHz white noise bandwidth with slot frequency of 512kHz.

⁴ For full-scale step input, attains 12-bit accuracy in time specified.

⁵ Recovers to 12-bit accuracy after 2 × FS input overvoltage in time specified.

⁶ For word rates below 500kHz, consult factory.


Specifications subject to change without notice.

PIN	FUNCTION
1	ENCODE COMMAND
2	GND*
3	+5V
4	GND*
5	GND*
6	-6V
7	-6V
8	BIT 1
9	BIT 1 (MSB)
10	BIT 2
11	BIT 3
12	BIT 4
13	BIT 5
14	BIT 6
15	BIT 7
16	BIT 8

PIN	FUNCTION
17	BIT 9
18	BIT 10
19	BIT 11
20	BIT 12 (LSB)
21	+15V
22	-15V
23	GND*
24	GND*
25	GND*
26	+5V
27	-6V
28	GND*
29	GND*
30	TERMINATION
31	GND*
32	ANALOG INPUT

*ALL GROUND PINS ARE CONNECTED TOGETHER WITHIN THE MOD-1205

Pin Designations



NOTE: WITH PIN 30 OPEN, ANALOG INPUT IMPEDANCE IS 400Ω. WITH PIN 30 GROUNDED, ANALOG IMPEDANCE IS 50Ω.

MOD-1205 Block Diagram

ORDERING INFORMATION


Order model number MOD-1205 A/D converter. Mating pin sockets for the MOD-1205 are model number MSB-2 (32 required per A/D).

CONVERSION TIME

Output data is valid two encode command clock periods plus 275ns ±25ns after application of an initial encode command pulse. Due to the pipeline delay effect of the A/D, a total of

three encode command pulses are required to shift the data to the output of the A/D. For example, with a 5MHz encode rate, data is valid 675ns ±25ns after the application of the first encode command pulse—assuming that two pulses occur after the first.

Use of the trailing edge of the encode command is recommended for strobing output data into external register (see Figure 1).



DATA T_N (THE RESULT OF ENCODE COMMAND T_N) OCCURS TWO CONVERSION PERIODS PLUS 275ns ±25ns AFTER ENCODE COMMAND T_N . FOR A 5MHz WORD RATE AS SHOWN, DATA IS VALID 275ns ±25ns AFTER THE THIRD ENCODE COMMAND PULSE OR $T_N + 675ns ±25ns$. IN ALL CASES, THREE ENCODE COMMAND PULSES ARE REQUIRED FOR TRANSFER OF DATA TO THE OUTPUT, DUE TO THE PIPELINE DELAY EFFECT THROUGH THE A/D. NO DATA READY PULSE IS SUPPLIED.

Figure 1. MOD-1205 Timing Diagram

GROUND CONNECTIONS

It should be noted that the MOD-1205 PC board has 9 ground pins. These are all connected to the ground plane on the board. For best results it is recommended that ALL of these pins be connected to a massive system or "mother board" ground plane.

CALIBRATION PROCEDURE (MOD-1205)

The MOD-1205 A/D is precisely calibrated at the factory before shipments and should need no further calibration. However, if slight readjustments of the A/D are required in the system, the following procedure should be followed. This procedure refers to a binary output.

Offset Adjustment

The offset is adjusted by varying potentiometer R22 with 0 volts applied to the analog input. To obtain the proper output


code, observe that the digital output is changing between 10000000000 and 01111111111 at this adjustment level. When properly adjusted a digital code of 10000000000 will represent an analog input 1/2LSB above zero volts, and a digital code of 01111111111 will represent an analog input of 1/2LSB below zero volts.

Gain Adjustment

The gain is adjusted by varying potentiometer R2. This adjustment is made by applying +2.0465V (FS -1 1/2LSB) to the analog input and while monitoring the digital output, adjust R2 for the output code varying between 11111111110 and 11111111111 (FS). If the user needs to offset the entire range of the A/D, this can be accomplished by a readjusting R22 as required. However, in this procedure, the offset should always be adjusted first.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



V/F & F/V Converters

Contents

	Page
Selection Guide	4 - 2
Orientation	4 - 3
AD537 - Integrated Circuit Voltage-to-Frequency Converter	4 - 5
AD650 - Voltage-to-Frequency and Frequency-to-Voltage Converter	4 - 13
AD652 - Monolithic Synchronous Voltage-to-Frequency Converter	4 - 25
AD654 - Low Cost Monolithic Voltage-to-Frequency Converter	4 - 41
ADVFC32 - Voltage-to-Frequency and Frequency-to-Voltage Converter	4 - 49
451/453 - Low Cost Versatile 10/100kHz Frequency-to-Voltage Converters	4 - 53

Selection Guide

V/F & F/V Converters

VOLTAGE TO FREQUENCY CONVERTERS

Model	Full-Scale Frequency MHz	Nonlinearity (%) at 10kHz	Nonlinearity (%) at 100kHz	F/V Mode	Page	Notes
AD537	0.15	0.15	0.25		4 - 5	Symmetrical output
ADVFC32	0.5	0.1	0.05	X	4 - 49	Pulse output
AD654	0.5	-	0.1		4 - 41	Symmetrical output
AD650	1.0	0.005	0.02	X	4 - 13	Pulse output
AD652	2.0	-	0.005		4 - 25	Pulse output/Synchronous Operation

FREQUENCY TO VOLTAGE CONVERTERS

Model	Input Range Hz	Linearity %	Response Time ms	Page
451	dc-10k	0.008%	4	4 - 53
453	dc-100k	0.008%	0.8	4 - 53

Orientation

Voltage-to-Frequency & Frequency-to-Voltage Converters

VOLTAGE-TO-FREQUENCY CONVERTERS

Voltage-to-frequency converters (VFCs) convert analog voltage or current levels to pulse trains or square waves in a logic-compatible form (usually TTL) at frequencies that are accurately proportional to the analog quantity. The output continuously tracks the input signal, responding directly to changes in the input signal; external clock synchronization is not required. V/F converters find applications in analog-to-digital converters with high resolution, long-term high-precision integrators, two-wire high-noise-immunity digital transmission and digital voltmeters.

FREQUENCY-TO-VOLTAGE CONVERTERS

Frequency-to-voltage converters (FVCs) perform the inverse operation; they accept a wide variety of periodic waveforms and produce an analog output proportional to frequency. Combining adjustable threshold, gain and output offset with low linearity error, F/V converters offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage. Examples are motor-speed controllers, power-line frequency monitors and VCO stabilization circuits. In analog-to-analog data transmission, they convert serially transmitted data in the form of pulse streams back to analog voltage.

Applications of both forms of conversion, as appropriate to specific device types, are illustrated with varying degrees of detail on the individual data sheets.

FACTORS IN CHOOSING VFCs AND FVCs

Voltage-to-frequency converters are available from Analog Devices in both pulse train and square wave outputs. The output of the change balance types which can operate up to 1MHz F.S., is a train of pulses of constant height and width, with very low duty cycle for small analog inputs. The output of the AD537 is unique in that its output is square wave, an advantage in some applications.

The most popular VFC designs (Figure 1) contain an integrator which charges at a rate proportional to the value of the input signal. Each time the integrator's charge has been increased by a precisely metered increment, the threshold crossing produces a pulse of accurately known area. The pulse serves both as the output (via a buffer) and as a subtractive charge increment to




Figure 1. Block Diagram of the ADVFC32

reduce the integrator's net charge. The next pulse is triggered when the net integral has again reached the threshold. The relationship between the pulse rate and the input level is linear. The AD537* operates on a somewhat different principle (Figure 2): an input current charges a capacitor between two threshold levels, first in one direction, then in the other, in an emitter-coupled astable multivibrator circuit. Since the time required to reach the switching threshold is inversely proportional to the analog input, the frequency is directly proportional. For constant analog input, the charging rate and the discharge rate are equal, so the output is a square wave.




Figure 2. Block Diagram of the AD537

*A useful 20-page Application Note, "Applications of the AD537 IC Voltage-to-Frequency Converter," by Doug Grant, is available upon request.




Figure 3. Block Diagram – Models 451 & 453 FVCs

Frequency-to-voltage converters (Figure 3) average a train of equal-area pulses that are generated internally by a precision charge dispenser in response to each crossing of an input threshold. The analog output voltage is proportional to the sum of the pulse areas over a given period. F/V conversion can also be obtained by using the ADVFC32.

SPECIFICATIONS

The salient specifications for VFCs are (*non*)linearity, as a percentage of full-scale frequency; *frequency range*, the greater the frequency range, the greater the resolution for a given counting period; *full-scale-calibration error*; *gain-temperature coefficient*, in ppm of signal per °C, where “gain” is the ratio of full-scale frequency to full-scale voltage; *input-offset temperature coefficient*; *overrange capability*, within rated specifications, and *step response*, the worst-case time interval required for the frequency to respond to a full-scale-step input change.


For FVCs, important specs, in addition to accuracy specs corresponding to the above, include *output ripple* (for specified input frequencies), *threshold* (for recognition that another cycle has been initiated and for versatility in interfacing various types of sensors directly), *hysteresis* (to provide a degree of insensitivity to noise superimposed on a slowly-varying input waveform) and *dynamic response* (important in motor control).

Definitions of some critical specifications, and the conditions for adjusting or measuring them, are detailed on individual data sheets.

FEATURES

Low Cost A-D Conversion
Versatile Input Amplifier
Positive or Negative Voltage Modes
Negative Current Mode
High Input Impedance, Low Drift
Single Supply, 5 to 36 Volts
Linearity: $\pm 0.05\%$ FS
Low Power: 1.2mA Quiescent Current
Full Scale Frequency up to 100kHz
1.00 Volt Reference
Thermometer Output (1mV/K)
F-V Applications

AD537 PIN CONFIGURATIONS



PRODUCT DESCRIPTION

The AD537 is a monolithic V-F converter consisting of an input amplifier, a precision oscillator system, an accurate internal reference generator and a high current output stage. Only a single external RC network is required to set up any full scale (F.S.) frequency up to 100kHz and any F.S. input voltage up to $\pm 30V$. Linearity error is as low as $\pm 0.05\%$ for 10kHz F.S., and operation is guaranteed over an 80dB dynamic range. The overall temperature coefficient (excluding the effects of external components) is typically $\pm 30\text{ppm}/^\circ\text{C}$. The AD537 operates from a single supply of 5 to 36V and consumes only 1.2mA quiescent current.

A temperature-proportional output, scaled to 1.00mV/K, enables the circuit to be used as a reliable temperature-to-frequency converter; in combination with the fixed reference output of 1.00V, offset scales such as 0°C or 0°F can be generated.

The low drift ($1\mu\text{V}/^\circ\text{C}$ typ) input amplifier allows operation directly from small signals (e.g., thermocouples or strain gages) while offering a high ($250M\Omega$) input resistance. Unlike most V-F converters, the AD537 provides a square-wave output, and can drive up to 12 TTL loads, LEDs, very long cables, etc.

The excellent temperature characteristics and long-term stability of the AD537 are guaranteed by the primary band-gap reference generator and the low T.C. silicon chromium thin film resistors used throughout.

The device is available in either a TO-116 ceramic DIP or a TO-100 metal can; both are hermetically sealed packages.

The AD537 is available in three performance/temperature grades; the J and K grades are specified for operation over the 0 to $+70^\circ\text{C}$ range while the AD537S is specified for operation over the extended temperature range, -55°C to $+125^\circ\text{C}$.

*COVERED BY PATENT NUMBERS 3,887,963 and RE 30,586.

PRODUCT HIGHLIGHTS

1. The AD537 is a complete V-F converter requiring only an external RC timing network to set the desired full scale frequency and a selectable pull-up resistor for the open-collector output stage. Any full-scale input voltage range from 100mV to 10 volts (or greater, depending on $+V_S$) can be accommodated by proper selection of timing resistor. The full scale frequency is then set by the timing capacitor from the simple relationship, $f = V/10RC$.
2. The power supply requirements are minimal, only 1.2mA quiescent current is drawn from a single positive supply from 4.5 to 36 volts. In this mode, positive inputs can vary from 0 volts (ground) to $(+V_S - 4)$ volts. Negative inputs can easily be connected for below ground operation.
3. F-V converters with excellent characteristic are also easy to build by connecting the AD537 in a phase-locked loop. Application particulars are shown in Figure 6.
4. The versatile open-collector NPN output stage can sink up to 20mA with a saturation voltage less than 0.4 volts. The Logic Common terminal can be connected to any level between ground (or $-V_S$) and 4 volts below $+V_S$. This allows easy direct interface to any logic family with either positive or negative logic levels.

SPECIFICATIONS (typical @ +25°C with V_S (total) = 5 to 36V, unless otherwise noted)

MODEL	AD537JH	AD537JD	AD537KD AD537KH	AD537SD ¹ AD537SH ¹
CURRENT-TO-FREQUENCY CONVERTER				
Frequency Range	0 to 150kHz	*	*	*
Nonlinearity ¹				
$f_{max} = 10\text{kHz}$	0.15% max (0.1% typ)	*	0.07% max	**
$f_{max} = 100\text{kHz}$	0.25% max (0.15% typ)	*	0.1% max	**
Full Scale Calibration Error				
$C = 0.01\mu\text{F}$, $I_{IN} = 1.000\text{mA}$	±10% max	±7% max	±5% max	**
vs. Supply ($f_{max} < 100\text{kHz}$)	±0.1%/V max (0.01% typ)	*	*	*
vs. Temp. (T_{min} to T_{max})	±150ppm/ ² C max (50ppm typ)	*	50ppm/ ² C max (30ppm typ) ²	150ppm/ ² C max
ANALOG INPUT AMPLIFIER (Voltage-to-Current Converter)				
Voltage Input Range				
Single Supply	0 to (+ V_S - 4) Volts (min)	*	*	*
Dual Supply	- V_S to (+ V_S - 4) Volts (min)	*	*	*
Input Bias Current (Either Input)	100nA	*	*	*
Input Resistance (Non-Inverting)	250M Ω	*	*	*
Input Offset Voltage (Trimable in "D" Package Only)	5mV max	*	2mV max	**
vs. Supply	200 $\mu\text{V}/\text{V}$ max	100 $\mu\text{V}/\text{V}$ max	100 $\mu\text{V}/\text{V}$ max	**
vs. Temp. (T_{min} to T_{max})	5 $\mu\text{V}/^{\circ}\text{C}$	*	1 $\mu\text{V}/^{\circ}\text{C}$	10 $\mu\text{V}/^{\circ}\text{C}$ max
Safe Input Voltage ³	± V_S	*	*	*
REFERENCE OUTPUTS				
Voltage Reference				
Absolute Value	1.00 Volt ±5% max	*	*	*
vs. Temp. (T_{min} to T_{max})	50ppm/ ² C	*	100ppm/ ² C max ³	**
vs. Supply	±0.03%/V max	*	*	*
Output Resistance ⁴	380 Ω	*	*	*
Absolute Temperature Reference ⁵				
Nominal Output Level	1.00mV/K	*	*	*
Initial Calibration @ +25°C	298mV (±5mV)	*	298mV (±5mV max)	**
Slope Error from 1.00mV/K	±0.02mV/K	*	*	*
Slope Nonlinearity	±0.1K	*	*	*
Output Resistance ⁵	900 Ω	*	*	*
OUTPUT INTERFACE (Open Collector Output) (Symmetrical Square Wave)				
Output Sink Current in Logic "0" $V_{OUT} = 0.4\text{V max}$, T_{min} to T_{max})	20mA min	20mA min	20mA min	10mA min
Output Leakage Current in Logic "1" (T_{min} to T_{max})	200nA max	*	*	2 μA max
Logic Common Level Range	- V_S to (+ V_S - 4) Volts	*	*	*
Rise/Fall Times ($C_T = 0.01\mu\text{F}$)				
$I_{IN} = 1\text{mA}$	0.2 μs	*	*	*
$I_{IN} = 1\mu\text{A}$	1 μs	*	*	*
POWER SUPPLY				
Voltage, Rated Performance				
Single Supply	4.5V to 36V	*	*	*
Dual Supply	±5 to ±18V	*	*	*
Quiescent Current	1.2mA (2.5mA max)	*	*	*
TEMPERATURE RANGE				
Rated Performance	0 to +70°C	*	*	-55°C to +125°C
Storage	-65°C to +150°C	*	*	*
PACKAGE OPTIONS⁶				
TO-116 Ceramic DIP (D-14)			AD537KD	AD537SD
TO-100 Header (H-10A)	AD537JH	AD537JD	AD537KH	AD537SH

NOTES

*Specifications same as AD537JH.

**Specifications same as AD537K.

Specifications subject to change without notice.

¹ Nonlinearity is specified for a current input level (I_{IN}) to the converter from 0.1 to 1000 μA . Converter has 100% overrange capability up to $I_{IN} = 2000\mu\text{A}$ with slightly reduced linearity. Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a percentage of full scale.

² Guaranteed not tested.

³ Maximum voltage input level is equal to the supply on either input terminal. However, large negative voltage levels can be applied to the negative terminal if the input is scaled to a nominal 1mA full scale through an appropriate value resistor (see Figure 2).

⁴ Loading the 1.0 volt or 1mV/K outputs can cause a significant change in overall circuit performance, as indicated in the applications section. To maintain normal operation, these outputs should be operated into the external buffer or an external amplifier.

⁵ Temperature reference output performance is specified from 0 to +70°C for "J" and "K" devices, -55°C to +125°C for "S" model.

⁶ See Section 13 for package outline information.

CIRCUIT OPERATION

Block diagrams of the AD537 are shown above. A versatile operational amplifier (BUF) serves as the input stage; its purpose is to convert and scale the input voltage signal to a drive current in the NPN follower. Optimum performance is achieved when, at the full scale input voltage, a 1mA drive current is delivered to the current-to-frequency converter. The drive current to the current-to-frequency converter (an astable multivibrator) provides both the bias levels and the charging current to the externally connected timing capacitor. This "adaptive" bias scheme allows the oscillator to provide low nonlinearity over the entire current input range of 0.1 to 2000 μ A. The square wave oscillator output goes to the output driver which provides a floating base drive to the NPN power transistor. This floating drive allows the logic interface to be referenced to a different level than $-V_S$. The "SYNC" input ("D" package only) allows the oscillator to be slaved to an external master oscillator; this input can also be used to shut off the oscillator.

The reference generator uses a band-gap circuit (this allows single-supply operation to 4.5 volts which is not possible with low T.C. zeners) to provide the reference and bias levels for the amplifier and oscillator stages. The reference generator also provides the precision, low T.C. 1.00 volt output and the V_{TEMP} output which tracks absolute temperature at 1mV/K.

V-F CONNECTION FOR POSITIVE INPUT VOLTAGES

The positive voltage input range is from $-V_S$ (ground in single supply operation) to 4 volts below the positive supply. The connection shown in Figure 1 provides a very high (250M Ω) input impedance. The input voltage is converted to the proper drive current at pin 3 by selecting a scaling resistor. The full scale current is 1mA, so, for example a 10 volt range would require a nominal 10k Ω resistor. The trim range required will depend on capacitor tolerance. Full scale currents other than 1mA can be chosen, but linearity will be reduced; 2mA is the maximum allowable drive.

As indicated by the scaling relationship in Figure 1, a 0.01 μ F timing capacitor will give a 10kHz full scale frequency, and 0.001 μ F will give 100kHz with a 1mA drive current. The maximum frequency is 150kHz. Polystyrene or NPO ceramic capacitors are preferred for T.C. and dielectric absorption; polycarbonate or mica are acceptable; other types will degrade linearity. The capacitor should be wired very close to the AD537.




Figure 1. Standard V-F Connection for Positive Input Voltages

V-F CONNECTIONS FOR NEGATIVE INPUT VOLTAGE OR CURRENT

A wide range of negative input voltages can be accommodated with proper selection of the scaling resistor, as indicated in Figure 2. This connection, unlike the buffered positive connection, is not high impedance since the 1mA F.S. drive current must be supplied by the signal source. However, very large negative voltages beyond the supply can be handled easily; just modify the scaling resistors appropriately. Diode CR1 (HP5082-2811) is necessary for overload and latchup protection for current or voltage inputs.

If the input signal is a true current source, R₁ and R₂ are not used. Full scale calibration can be accomplished by connecting a 200k Ω pot in series with a fixed 27k Ω from pin 7 to -V_S (see calibration section, below).




Figure 2. V-F Connections for Negative Input Voltage or Current

CALIBRATION

There are two independent adjustments: scale and offset. The first is trimmed by adjustment of the scaling resistor R and the second by the (optional) potentiometer connected to +V_S and the V_{OS} pins ("D" package only). Precise calibration requires the use of an accurate voltage standard set to the desired FS value and a frequency meter; a scope is useful for monitoring

output waveshape. Verification of linearity requires the availability of a switchable voltage source (or a DAC) having a linearity error below $\pm 0.005\%$, and the use of long measurement intervals to minimize count uncertainties. *Every AD537 is automatically tested for linearity*, and it will not usually be necessary to perform this verification, which is both tedious and time-consuming.

Although drifts are small it is good practice to allow the operating environment to attain stable temperature and to ensure that the supply, source and load conditions are proper. Begin by setting the input voltage to 1/10,000 of full scale. Adjust the offset pot until the output frequency is 1/10,000 of full scale (for example 1Hz for FS of 10kHz). This is most easily accomplished using a frequency meter connected to the output. Then apply the FS input voltage and adjust the gain pot until the desired FS frequency is indicated. In applications where the FS input is small, this adjustment will very slightly affect the offset voltage, due to the input bias current of the buffer amplifier. A change of 1k Ω in R will affect the input by approximately 100 μ V, which is as much as 0.1% of a 100mV FS range. Therefore, it may be necessary to repeat the offset and scale adjustments for the highest accuracy. The design of the input amplifier is such that the input voltage drift after offset nulling is typically below 1 μ V/ $^{\circ}$ C.

In some cases the signal may be in the form of a negative current source. This can be handled in a similar way to a negative input voltage. However, the scaling resistor is no longer required, eliminating the capability of trimming full scale in this fashion. Since it will usually be impractical to vary the capacitance, an alternative calibration scheme is needed. This is shown in Figure 3. A resistor-potentiometer connected from the V_R output to -V_S will alter the internal operating conditions in a predictable way, providing the necessary adjustment range. With the values shown, a range of $\pm 4\%$ is available; a larger range can be attained by reducing R₁. This technique does not degrade the temperature-coefficient of the converter, and the linearity will be as for negative input voltages. The minimum supply voltage may be used.

Unless it is required to set the input node at exactly ground potential, no offset adjustment is needed. The capacitor C is selected to be 5% below the nominal value; with R₂ in its mid-position the output frequency is given by

$$f = \frac{I}{10.5 \times C}$$

where f is in kHz, I is in mA and C is in μ F. For example, for a FS frequency of 10kHz at a FS input of 1mA, C = 9500pF. Calibration is effected by applying the full-scale input and adjusting R₂ for the correct reading.

This alternative adjustment scheme may also be used when it is desired to present an exact input resistance in the negative-voltage mode. The scaling relationship is then

$$f = \frac{V}{R_{\text{exact}}} \cdot \frac{1}{10.5 C}$$

The calibration procedure is then similar to that used for positive input voltages, except that the scale adjustment is by means of R₂.




Figure 3. Scale Adjustment for Current Inputs

INPUT PROTECTION

The AD537 was designed to be used with a minimum of additional hardware. However, the successful application of a precision IC involves a good understanding of possible pitfalls and the use of suitable precautions.

The $-V_{IN}$, $+V_{IN}$ and I_{IN} pins should not be driven more than 300mV below $-V_S$. This would cause internal junctions to conduct, possibly damaging the IC. The AD537 can be protected from "below $-V_S$ " inputs by a Schottky diode, CR1 (HP5082-2811) as shown in Figure 3. It is also desirable not to drive $+V_{IN}$, $-V_{IN}$ and I_{IN} above $+V_S$. In operation, the converter will become very nonlinear for inputs above $(+V_S - 3.5V)$. Control currents above 2mA will also cause nonlinearity.

The 80dB dynamic range of the AD537 guarantees operation from a control current of 1mA (nominal FS) down to 100nA (equivalent to 1mV to 10V FS). Below 100nA improper operation of the oscillator may result, causing a false indication of input amplitude. In many cases this might be due to short-lived noise spikes which become added to the input. For example, when scaled to accept a FS input of 1V, the -80dB level is only 100µV, so when the mean input is only 60dB below FS (1mV), noise spikes of 0.9mV are sufficient to cause momentary malfunction.

This effect can be minimized by using a simple low-pass filter ahead of the converter and a guard ring around the I_{IN} or $-V_{IN}$ pins. For a FS of 10kHz a single-pole filter with a time-constant of 100ms (Figure 2) will be suitable, but the optimum configuration will depend on the application and type of signal processing. Noise spikes are only likely to be a cause of error when the input current remains near its minimum value for long periods of time; above 100nA (1mV) full integration of additive input noise occurs.

The AD537 is somewhat susceptible to interference from other signals. The most sensitive nodes (besides the inputs) are the capacitor terminals and the SYNC pin. The timing capacitor should be located as close as possible to the AD537 to minimize signal pickup in the leads. In some cases, guard rings or shielding may be required. The SYNC pin should be decoupled through a 0.005µF (or larger) capacitor to pin 13 ($+V_S$). This minimizes the possibility that

the AD537 will attempt to synchronize to a spurious signal. This precaution is unnecessary on the metal can package since the SYNC function is not brought out to a package pin and is thus not susceptible to pickup.

DECOUPLING

It is good engineering practice to use bypass capacitors on the supply-voltage pins and to insert small-valued resistors (10 to 100Ω) in the supply lines to provide a measure of decoupling between the various circuits in a system. Ceramic capacitors of 0.1µF to 1.0µF should be applied between the supply-voltage pins and analog signal ground for proper bypassing on the AD537.

A decoupling capacitor may also be useful from $+V_S$ to SYNC in those applications where very low cycle-to-cycle period variation (jitter) is demanded. By placing a capacitor across $+V_S$ and SYNC this noise is reduced. On the 10kHz FS range, a 6.8µF capacitor reduces the jitter to one in 20,000 which is adequate for most applications. A tantalum capacitor should be used to avoid errors due to dc leakage.

NONLINEARITY SPECIFICATION

The preferred method for specifying linearity error is in terms of the maximum deviation from the ideal relationship after calibrating the converter at full scale and "zero". This error will vary with the full scale frequency and the mode of operation. The AD537 operates best at a 10kHz full scale frequency with a negative voltage input; the linearity is typically within ±0.05%. Operating at higher frequencies or with positive inputs will degrade the linearity as indicates in the Specifications table. The shape of a typical linearity plot is given in Figure 4.




Figure 4a. Typical Nonlinearity Error Envelopes with 10kHz F.S. Output




Figure 4b. Typical Nonlinearity Error with 100kHz F.S. Output

OUTPUT INTERFACING CONSIDERATIONS

The design of the output stage allows easy interfacing to all digital logic families. The collector and emitter of the output NPN transistor are both uncommitted; the emitter can be tied to any voltage between $-V_S$ and 4 volts below $+V_S$. The open collector can be pulled up to a voltage 36 volts above the emitter regardless of $+V_S$. The high power output stage can supply up to 20mA (10mA for "H" package) at a maximum saturation voltage of 0.4 volts. The stage limits the output current at 25mA; it can handle this limit indefinitely without damaging the device.

Figure 5 shows the AD537 with a standard 0 to +10 volt input connection and the output stage connections. The values for the logic common voltage, pull-up resistor, positive logic level, and $-V_S$ supply are given in the accompanying chart for several logic forms.




Figure 5. Interfacing Standard Logic Families

APPLICATIONS

The diagrams and descriptions of the following applications are provided to stimulate the discerning engineer with alternative circuit design ideas. "Applications of the AD537 IC Voltage-to-Frequency Converter", available from Analog Devices on request, covers a wider range of topics and concepts in data conversion and data transmission using voltage-to-frequency converters.

TRUE TWO-WIRE DATA TRANSMISSION

Figure 6 shows the AD537 in a true two-wire data transmission scheme. The twisted-pair transmission lines serve the dual purpose of supplying power to the device and also carrying frequency data in the form of current modulation. The PNP circuit at the receiving end represents a fairly simple way for converting the current modulation back into a voltage square wave which will drive digital logic directly. The 0.6 volt square wave which will appear on the supply line at the device terminals does not affect the performance of the AD537 because of its excellent supply rejection. Also, note that the circuit operates at nearly constant average power regardless of frequency.




Figure 6. True Two-Wire Operation

F-V CONVERTERS

The AD537 can be used as a high linearity VCO in a phase-locked loop to accomplish frequency-to-voltage conversion. By operating the loop without a low-pass filter in the feedback path (first-order system), it can lock to any frequency from zero to an upper limit determined by the design, responding in three or four cycles to a step change of input frequency. In practice, the overall response time is determined by the characteristics of the averaging filter which follows the PLL.

Figure 7 shows a connection using a low-power TTL quad open-collector nand gate which serves as the phase comparator. The input signal should be a pulse train or square wave with characteristics similar to TTL or 5-volt CMOS outputs. Any duty cycle is acceptable, but the minimum pulse width is 40μs. The output voltage is one volt for a 10kHz input frequency. The output as shown here is at a fairly high impedance level; for many situations an additional buffer may be required.

Trimming is similar to V-F application trimming. First set the V_{OS} trimmer to mid-scale. Apply a 10kHz input frequency and trim the 2kΩ potentiometer for 1.00 volts out. Then apply a 10Hz waveform and trim the V_{OS} for 1mV out. Finally, retrim the full scale output at 10kHz. Other frequency scales can be obtained by appropriate scaling of timing components.




Figure 7. 10kHz F-V Converter

TEMPERATURE-TO-FREQUENCY CONVERSION

The linear temperature-proportional output of the AD537 can be used as shown in these applications to perform various direct temperature-to-frequency conversion functions; it can also be used with other external connections in a temperature sensing or compensation scheme. If the sensor output is used externally, it should be buffered through an op amp since loading that point will cause significant error in the sensor output as well as in the main V-F converter circuitry.

An absolute temperature (Kelvin)-to-frequency converter is very easily accomplished, as shown in Figure 8. The 1mV per K output serves as the input to the buffer amplifier, which then scales the oscillator drive current to a nominal 298μA at +25°C (298K). Use of a 1000pF capacitor results in a corresponding frequency of 2.98kHz. Setting the single 2kΩ trimmer for the correct frequency at a well-defined temperature near +25°C will normally result in an accuracy of ±2°C from -55°C to +125°C (using an AD537S). An NPO ceramic capacitor is recommended to minimize nonlinearity due to capacitance drift.




Figure 8. Absolute Temperature to Frequency Converter

OFFSET TEMPERATURE SCALES

Many other temperature scales can be set up by offsetting the temperature output with the voltage reference output. Such a scheme is shown by the Celsius-to-frequency converter in Figure 9. Corresponding component values for a Fahrenheit-to-frequency converter which give 10Hz/°F are given in parentheses.

A simple calibration procedure which will provide ±2°C accuracy requires substitution of a 7.27k resistor for the series combination of the 6.04k with the 2k trimmer; then simply set the 500Ω trimmer to give 250Hz at +25°C.

High accuracy calibration procedure:

1. Measure room temperature in K.

2. Measure temperature output at pin 6 at that temperature.
3. Calculate offset adjustment as follows:

$$\text{Offset Voltage (mV)} = \frac{V_{\text{TEMP}} (\text{pin 6}) (\text{mV})}{\text{Room temp (K)}} \times 273.2$$

4. Temporarily disconnect 49Ω resistor (or 500Ω pot) and trim 2kΩ pot to give the offset voltage at the indicated node. Reconnect 49Ω resistor.
5. Adjust slope trimmer to give proper frequency at room temperature (+25°C = 250Hz).
Adjustment for °F or any other scale is analogous.




Figure 9. Offset Temperature Scale Converters-Centigrade and (Fahrenheit) to Frequency

SYNCHRONOUS OPERATION

The SYNC terminal at pin 2 of the DIP package can be used to synchronize a free running AD537 to a master oscillator, either at a multiple or a sub-multiple of the primary frequency. The preferred connection is shown in Figure 10. The diodes are used to produce the proper drive magnitude from high level signals. The SYNC terminal can also be used to shut off the oscillator. Shorting the terminal to +V_S will stop the oscillator, and the output will go high (output NPN off).




Figure 10. Connection for Synchronous Operation

Figure 11 shows the maximum pull-in range available at a given signal level; the optimum signal is a 0.8 to 1.0 volt square wave; signals below 0.1 volt will have no effect; signals above 2 volts p-p will disable the oscillator. The AD537 can normally be synchronized to a signal which forces it to a higher frequency up to 30% above the nominal free-running frequency, it can only be brought down about 1-2%.




Figure 11. Maximum Frequency Lock-In Range Versus Sync. Signal

LINEAR PHASE LOCKED LOOP

The phase-locked-loop F/V circuit described earlier operates from an essentially noise-free binary input. PLL's are also used to extract frequency information from a noisy analog signal. To do this, the digital phase-comparator must be replaced by a linear multiplier. In the implementation shown in Figure 12, the triangular waveform appearing across the timing capacitor is used as one of the multiplier inputs; the signal provides the other input. It can be shown that the mean value of the multiplier output is zero when the two signals are in quadrature. In this condition, the ripple in the error signal is also quite small. Thus, the voltage at pin 5 is essentially zero, and the frequency is determined primarily by the current in the timing resistor, controlled either manually or by a control voltage.




Figure 12. Linear Phase-Locked Loop

Noise on the input signal affects the loop operation only slightly; it appears as noise in the timing current, but this is averaged out by the timing capacitor. On the other hand, if the input frequency changes there is a net error voltage at pin 5 which acts to bring the oscillator back into quadrature. Thus, the output at pin 14 is a noise-free square-wave having exactly the same frequency as the input signal. The effectiveness of this circuit can be judged from Figure 13 which shows the response to an input of 1V rms 1kHz sinusoid plus 1V rms Gaussian noise. The positive supply to the AD537 is reduced by about 4V in order to keep the voltages at pins 11 and 12 within the common-mode range of the AD534.

Since this is also a first-order loop the circuit possesses a very wide capture range. However, even better noise-integrating properties can be achieved by adding a filter between the multiplier output and the VCO input. Details of suitable filter characteristics can be found in the standard texts on the subject.




Figure 13. Performance of AD537 Linear Phase-Locked Loop

By connecting the multiplier output to the lower end of the timing resistor and moving the control input to pin 5, a high-resistance frequency-control input is made available. However, due to the reduced supply voltage, this input cannot exceed +6V.

TRANSDUCER INTERFACE

The AD537 was specifically designed to accept a broad range of input signals, particularly small voltage signals, which may be converted directly (unlike many V-F converters which require signal pre-conditioning). The 1.00V stable reference output is also useful in interfacing situations, and the high input resistance allows non-loading interfacing from a source of varying resistance, such as the slider of a potentiometer.

THERMOCOUPLE INPUT

The output of a Chromel-Constantan (Type E) thermocouple, using a reference junction at 0°C, varies from 0 to 53.14mV over the temperature range 0 to +700°C with a slope of 80.678µV/degree over most of its range and some nonlinearity over the range 0 to +200°C. For this example, we assume that it is desired to indicate temperature in Degrees Celsius using a counter/display with a 100ms gate width. Thus, the V-F converter must deliver an output of 7kHz for an input of 53.14mV. If very precise operation down to 0°C is imperative, some sort of linearizing is necessary (see, for example, Analog Devices' Nonlinear Circuits Handbook, pp92-97) but in many cases operation is only needed over part of the range.

The circuit shown in Figure 14 provides good accuracy from +300°C to +700°C. The extrapolation of the temperature-voltage curve back to 0°C shows that an offset of -3.34mV is required to fit the curve most exactly. This small amount of voltage can be introduced without an additional calibration step using the +1.00V output of the AD537. To adjust the scale, the thermocouple should be raised to a known reference temperature near 500°C and the frequency adjusted to value using R1. The error should be within ±0.2% over the range 400°C to 700°C.




Figure 14. Thermocouple Interface with First-Order Linearization

FEATURES

V/F Conversion to 1MHz
 Reliable Monolithic Construction
 Very Low Nonlinearity
 0.002% typ at 10kHz
 0.005% typ at 100kHz
 0.07% typ at 1MHz
 Input Offset Trimmable to Zero
 CMOS or TTL Compatible
 Unipolar, Bipolar, or Differential V/F
 V/F or F/V Conversion
 Available in Surface Mount

PRODUCT DESCRIPTION


The AD650 V/F/V (voltage-to-frequency or frequency-to-voltage converter) provides a combination of high frequency operation and low nonlinearity previously unavailable in monolithic form. The inherent monotonicity of the V/F transfer function makes the AD650 useful as a high-resolution analog-to-digital converter. A flexible input configuration allows a wide variety of input voltage and current formats to be used, and an open-collector output with separate digital ground allows simple interfacing to either standard logic families or opto-couplers.

The linearity error of the AD650 is typically 20ppm (0.002% of full scale) and 50ppm (0.005%) maximum at 10kHz full scale. This corresponds to approximately 14-bit linearity in an analog-to-digital converter circuit. Higher full-scale frequencies or longer count intervals can be used for higher resolution conversions. The AD650 has a useful dynamic range of six decades allowing extremely high resolution measurements. Even at 1MHz full scale, linearity is guaranteed less than 1000ppm (0.1%) on the AD650KN, KP, BD and SD grades.

In addition to analog-to-digital conversion, the AD650 can be used in isolated analog signal transmission applications, phased-locked-loop circuits, and precision stepper motor speed controllers. In the F/V mode, the AD650 can be used in precision tachometer and FM demodulator circuits.

The input signal range and full-scale output frequency are user-programmable with two external capacitors and one resistor. Input offset voltage can be trimmed to zero with an external potentiometer.

AD650 PIN CONFIGURATION



The AD650JN and AD650KN are offered in a plastic 14-pin DIP package. The AD650JP and AD650KP are available in a 20-pin plastic leaded chip carrier (PLCC). Both plastic packaged versions of the AD650 are specified for the commercial (0 to +70°C) temperature range. For industrial temperature range (-25°C to +85°C) applications, the AD650AD and AD650BD are offered in a ceramic package. The AD650SD is specified for the full -55°C to +125°C extended temperature range.

PRODUCT HIGHLIGHTS

1. In addition to very high linearity, the AD650 can operate at full scale output frequency up to 1MHz. The combination of these two features makes the AD650 an inexpensive solution for applications requiring high resolution monotonic A/D conversion.
2. The AD650 has a very versatile architecture that can be configured to accommodate bipolar, unipolar, or differential input voltages, or unipolar input currents.
3. TTL or CMOS compatibility is achieved using an open collector frequency output. The pullup resistor can be connected to voltages up to +30V, or +15V or +5V for conventional CMOS or TTL logic levels.
4. The same components used for V/F conversion can also be used for F/V conversion by adding a simple logic biasing network and reconfiguring the AD650.
5. The AD650 provides separate analog and digital grounds. This feature allows prevention of ground loops in real-world applications.

SPECIFICATIONS (@ +25°C with $V_S = \pm 15V$ unless otherwise noted)

Model	AD650J/AD650A			AD650K/AD650B			AD650S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE										
Full Scale Frequency Range			1			1			1	MHz
Nonlinearity ¹ $f_{max} = 10kHz$		0.002	0.005	0.002	0.005	0.005	0.002	0.005	0.005	%
100kHz		0.005	0.02	0.005	0.02	0.02	0.005	0.02	0.02	%
500kHz		0.02	0.05	0.02	0.05	0.05	0.02	0.05	0.05	%
1MHz		0.1	0.05	0.05	0.1	0.1	0.05	0.1	0.1	%
Full Scale Calibration Error ² , 100kHz		±5		±5			±5			%
1MHz		±10		±10			±5			%
vs. Supply ³	-0.002		+0.002	-0.002		+0.002	-0.002		+0.002	% of FSR/V
vs. Temperature										
A, B, and S Grades										
at 10kHz			±75			±75			±75	ppm/°C
at 100kHz			±150			±150			±150	ppm/°C
J and K Grades										
at 10kHz			±75			±75			±75	ppm/°C
at 100kHz			±150			±150			±150	ppm/°C
BIPOLAR OFFSET CURRENT										
Activated by 1.24kΩ between pins 4 and 5	0.45	0.5	0.55	0.45	0.5	0.55	0.45	0.5	0.55	mA
DYNAMIC RESPONSE										
Maximum Settling Time for Full Scale										
Step Input	1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			
Overload Recovery Time										
Step Input	1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			
ANALOG INPUT AMPLIFIER (V/F Conversion)										
Current Input Range (Figure 1)	0		+0.6	0		+0.6	0		+0.6	mA
Voltage Input Range (Figure 5)	-10		0	-10		0	-10		0	V
Differential Impedance	2MΩ 10pF			2MΩ 10pF			2MΩ 10pF			
Common Mode Impedance	1000MΩ 10pF			1000MΩ 10pF			1000MΩ 10pF			
Input Bias Current										
Noninverting Input		40	100	40	100	100	40	100	100	nA
Inverting Input		±8	±20	±8	±20	±20	±8	±20	±20	nA
Input Offset Voltage										
(Trimable to Zero)			±4			±4			±4	mV
vs. Temperature (T_{min} to T_{max})			±30			±30			±30	μV/°C
Safe Input Voltage			± V_S			± V_S			± V_S	C
COMPARATOR (F/V Conversion)										
Logic "0" Level	- V_S		-1	- V_S		-1	- V_S		+1	V
Logic "1" Level	0		+ V_S	0		+ V_S	0		+ V_S	V
Pulse Width Range ⁴	0.1		(0.3 × t_{OS})	0.1		(0.3 × t_{OS})	0.1		(0.3 × t_{OS})	μs
Input Impedance		250		250			250			kΩ
OPEN COLLECTOR OUTPUT (V/F Conversion)										
Output Voltage in Logic "0"										
$I_{SINK} \leq 8mA$, T_{min} to T_{max}			0.4			0.4			0.4	V
Output Leakage Current in Logic "1"			100			100			100	nA
Voltage Range ⁵	0		+36	0		+36	0		+36	V
AMPLIFIER OUTPUT (F/V Conversion)										
Voltage Range (1500Ω min load resistance)	0		+10	0		+10	0		+10	V
Source Current (750Ω max load resistance)	10			10			10			mA
Capacitive Load (Without Oscillation)			100			100			100	pF
POWER SUPPLY										
Voltage, Rated Performance	±9		±18	±9		±18	±9		±18	V
Quiescent Current			8			8			8	mA
TEMPERATURE RANGE										
Rated Performance - N Package	0		+70	0		+70				°C
D Package	-25		+85	-25		+85	-55		+125	°C
Storage - N Package	-25		+85	-25		+85				°C
D Package	-65		+150	-65		+150	-65		+150	°C
PACKAGE OPTIONS⁶										
PLCC (P-20A)		AD650JP			AD650KP					
Plastic DIP (N-14)		AD650JN			AD650KN					
Ceramic DIP (D-14)		AD650AD			AD650BD			AD650SD		

NOTES

¹Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a fraction of full scale.

²Full scale calibration error adjustable to zero.

³Measured at full scale output frequency of 10kHz.

⁴Refer to F/V conversion section of the text.

⁵Referred to digital ground.

⁶See Section 13 for package outline information.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Unipolar Operation

ORDERING GUIDE

Part Number	Gain	1MHz Linearity	Specified Temperature Range °C	Package
	Tempco ppm/°C			
AD650JN	150 typ	0.1% typ	0 to +70	Plastic DIP
AD650KN	150 typ	0.1% max	0 to +70	Plastic DIP
AD650JP	150 typ	0.1% typ	0 to +70	PLCC
AD650KP	150 typ	0.1% max	0 to +70	PLCC
AD650AD	150 max	0.1% typ	-25 to +85	Ceramic
AD650BD	150 max	0.1% max	-25 to +85	Ceramic
AD650SD	150 max	0.1% max	-55 to +125	Ceramic

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage $+V_S$ to $-V_S$	36V
Storage Temperature Ceramic	-55°C to +165°C
Plastic	-25°C to +125°C
Differential Input Voltage (Pins 2 & 3)	$\pm 10V$
Maximum Input Voltage	$\pm V_S$
Open Collector Output Voltage Above Digital GND	36V
Current	50mA
Amplifier Short Ckt to Ground	Indefinite
Comparator Input Voltage (Pin 9)	$\pm V_S$


CIRCUIT OPERATION

UNIPOLAR CONFIGURATION

The AD650 is a *charge balance* voltage-to-frequency converter. In the connection diagram shown in Figure 1, or the block diagram of Figure 2a, the input signal is converted into an equivalent current by the input resistance R_{IN} . This current is *exactly* balanced by an internal feedback current delivered in short, timed bursts from the switched 1mA internal current

source. These bursts of current may be thought of as precisely defined packets of charge. The required number of charge packets, each producing one pulse of the output transistor, depends upon the amplitude of the input signal. Since the number of charge packets delivered per unit time is dependent on the input signal amplitude, a linear voltage-to-frequency transformation will be accomplished. The frequency output is furnished via an open collector transistor.

4



AD650 Pin Configuration




Figure 1. Connection Diagram for V/F Conversion, Positive Input Voltage

A more rigorous analysis demonstrates how the charge balance voltage-to-frequency conversion takes place.

A block diagram of the device arranged as a V to F converter is shown in Figure 2a. The unit is comprised of an input integrator, a current source and steering switch, a comparator and a one-shot. When the output of the one-shot is low, the current steering switch S_1 diverts all the current to the output of the op amp; this is called the Integration Period. When the one-shot has been triggered and its output is high, the switch S_1 diverts all the current to the summing junction of the op amp; this is called the Reset Period. The two different states are shown in Figure 2 along with the various branch currents. It should be noted that the output current from the op amp is the same for either state, thus minimizing transients.




Figure 2a. Block Diagram




Figure 2b. Reset Mode




Figure 2c. Integrate Mode




Figure 2d. Voltage Across C_{INT}

The positive input voltage develops a current ($I_{IN} = V_{IN}/R_{IN}$) which charges the integrator capacitor C_{INT} . As charge builds up on C_{INT} , the output voltage of the integrator ramps downward towards ground. When the integrator output voltage (pin 1) crosses the comparator threshold (-0.6 volt) the comparator triggers the one shot, whose time period, t_{OS} is determined by the one shot capacitor C_{OS} .

Specifically, the one shot time period is:

$$t_{OS} = C_{OS} \times 6.8 \times 10^3 \text{ sec/F} + 3.0 \times 10^{-7} \text{ sec} \quad (1)$$

The Reset Period is initiated as soon as the integrator output voltage crosses the comparator threshold, and the integrator ramps upward by an amount:

$$\Delta V = t_{OS} \cdot \frac{dV}{dt} = \frac{t_{OS}}{C_{INT}} (1\text{mA} - I_{IN}) \quad (2)$$

After the Reset Period has ended, the device starts another Integration Period, as shown in Figure 2, and starts ramping downward again. The amount of time required to reach the comparator threshold is given as:

$$T_I = \frac{\Delta V}{\frac{dV}{dt}} = \frac{t_{OS} C_{INT} (1\text{mA} - I_{IN})}{I_{IN} / C_{INT}} = t_{OS} \left(\frac{1\text{mA}}{I_{IN}} - 1 \right) \quad (3)$$

The output frequency is now given as:

$$f_{OUT} = \frac{1}{t_{OS} + T_I} = \frac{I_{IN}}{t_{OS} \times 1\text{mA}} = 0.15 \frac{\text{F} \cdot \text{Hz}}{\text{A}} \frac{V_{IN} / R_{IN}}{C_{OS} + 4.4 \times 10^{-11} \text{F}} \quad (4)$$

Note that C_{INT} , the integration capacitor has no effect on the transfer relation, but merely determines the amplitude of the sawtooth signal out of the integrator.

One Shot Timing

A key part of the preceding analysis is the one shot time period that was given in equation (1). This time period can be broken down into approximately 300ns of propagation delay, and a second time segment dependent linearly on timing capacitor C_{OS} . When the one shot is triggered, a voltage switch that holds pin 6 at analog ground is opened allowing that voltage to change. An internal 0.5mA current source connected to pin 6 then draws its current out of C_{OS} , causing the voltage at pin 6 to decrease linearly. At approximately -3.4V , the one shot resets itself, thereby ending the timed period and starting the V/F conversion cycle over again. The total one shot time period can be written mathematically as:

$$t_{OS} = \frac{\Delta V C_{OS}}{I_{DISCHARGE}} + T_{GATE DELAY} \quad (5)$$

substituting actual values quoted above,

$$t_{OS} = \frac{-3.4\text{V} \times C_{OS}}{-0.5 \times 10^{-3}\text{A}} + 300 \times 10^{-9} \text{sec} \quad (6)$$

This simplifies into the timed period equation given above.

COMPONENT SELECTION

Only four component values must be selected by the user. These are input resistance R_{IN} , timing capacitor C_{OS} , logic resistor R_2 , and integration capacitor C_{INT} . The first two determine the input voltage and full scale frequency, while the last two are determined by other circuit considerations.

Of the four components to be selected, R_2 is the easiest to define. As a pull up resistor, it should be chosen to limit the current through the output transistor to 8mA if a TTL maximum V_{OL} of 0.4V is desired. For example, if a 5V logic supply is used, R_2 should be no smaller than $5\text{V}/8\text{mA}$ or 625Ω . A larger value can be used if desired.

R_{IN} and C_{OS} are the only two parameters available to set the full scale frequency to accommodate the given signal range. The

“swing” variable that is affected by the choice of R_{IN} and C_{OS} is nonlinearity. The selection guide of Figure 3 shows this quite graphically. In general, larger values of C_{OS} and lower full scale input currents (higher values of R_{IN}) provide better linearity. In Figure 3, the implications of four different choices of R_{IN} are shown. Although the selection guide is set up for a unipolar configuration with a zero to 10V input signal range, the results can be extended to other configurations and input signal ranges. For a full scale frequency of 100kHz (corresponding to 10V input), you can see that among the available choices, $R_{IN}=20k$ and $C_{OS}=620pF$ gives the lowest nonlinearity, 0.0038%. Also, if you wish to use the highest frequency that will give the 20ppm minimum nonlinearity, it is approximately 33kHz (40.2k Ω and 1000pF).




Figure 3a. Full Scale Frequency vs. C_{OS}




Figure 3b. Typical Nonlinearity vs. C_{OS}

For input signal spans other than 10V, the input resistance must be scaled proportionately. For example, if 100k Ω is called out for a 0–10V span, 10k Ω would be used with a 0–1V span, or 200k Ω with a $\pm 10V$ bipolar connection.

The last component to be selected is the integration capacitor C_{INT} . In almost all cases, the best value for C_{INT} can be calculated using the equation:

$$C_{INT} = \frac{10^{-4} F/sec}{f_{MAX}} \quad (1000pF \text{ minimum}) \quad (7)$$

When the proper value for C_{INT} is used, the charge balance architecture of the AD650 provides continuous integration of the input signal, hence large amounts of noise and interference can be rejected. If the output frequency is measured by counting pulses during a constant gate period, the integration provides infinite normal mode rejection for frequencies corresponding to the gate period and its harmonics. However, if the integrator stage becomes saturated by an excessively large noise pulse, the continuous integration of the signal will be interrupted, allowing the noise to appear at the output. If the approximate amount of noise that will appear on C_{INT} is known (V_{NOISE}), the value of C_{INT} can be checked using the following inequality:

$$C_{INT} > \frac{t_{OS} \times 1 \times 10^{-3} A}{+V_S - 3V - V_{NOISE}} \quad (8)$$

For example, consider an application calling for a maximum frequency of 75kHz, a 0–1 volt signal range, and supply voltages of only ± 9 volts. The component selection guide of Figure 3 is used to select 2.0k Ω for R_{IN} and 1000pF for C_{OS} . This results in a one shot time period of approximately 7 μs . Substituting 75kHz into equation 7 yields a value of 1300pF for C_{INT} . When the input signal is near zero, 1mA flows through the integration capacitor to the switched current sink during the reset phase, causing the voltage across C_{INT} to increase by approximately 5.5 volts. Since the integrator output stage requires approximately 3 volts head room for proper operation, only 0.5 volt margin remains for integrating extraneous noise on the signal line. A negative noise pulse at this time might saturate the integrator, causing an error in signal integration. Increasing C_{INT} to 1500 or 2000pF will provide much more noise margin, thereby eliminating this potential trouble spot.

BIPOLAR V/F

Figure 4 shows how the internal bipolar current sink is used to provide a half-scale offset for a $\pm 5V$ signal range, while providing a 100kHz maximum output frequency. The nominally 0.5mA ($\pm 10\%$) offset current sink is enabled when a 1.24k Ω resistor is connected between pins 4 and 5. Thus, with the grounded 10k Ω nominal resistance shown, a $-5V$ offset is developed at pin 2. Since pin 3 must also be at $-5V$, the current through R_{IN} is $10V/40k\Omega = +0.25mA$ at $V_{IN} = +5V$, and 0mA at $V_{IN} = -5V$.

Components are selected using the same guidelines outlined for the unipolar configuration with one alteration. The voltage




Figure 4. Connections for $\pm 5V$ Bipolar V/F with 0 to 100kHz TTL Output

across the total signal range must be equated to the maximum input voltage in the unipolar configuration. In other words, the value of the input resistor R_{IN} is determined by the input voltage span, not the maximum input voltage. A diode from pin 1 to ground is also recommended. This is discussed further under "Other Circuit Conditions".

As in the unipolar circuit, R_{IN} and C_{OS} must have low temperature coefficients to minimize the overall gain drift. The 1.24k Ω resistor used to activate the 0.5mA offset current should also have a low temperature coefficient. The bipolar offset current has a temperature coefficient of approximately $-200\text{ppm}/^\circ\text{C}$.

UNIPOLAR V/F, NEGATIVE INPUT VOLTAGE

Figure 5 shows the connection diagram for V/F conversion of negative input voltages. In this configuration full scale output frequency occurs at negative full scale input, and zero output frequency corresponds with zero input voltage.

A very high impedance signal source may be used since it only drives the noninverting integrator input. Typical input impedance at this terminal is 1G Ω or higher. For V/F conversion of positive input signals using the connection diagram of Figure 1, the signal generator must be able to source the integration current to drive the AD650. For the negative V/F conversion circuit of Figure 5, the integration current is drawn from ground through R1 and R3, and the active input is high impedance.




Figure 5. Connection Diagram for V/F Conversion, Negative Input Voltage

Circuit operation for negative input voltages is very similar to positive input unipolar conversion described in a previous section. For best operating results use component equations listed in that section.

F/V CONVERSION

The AD650 also makes a very linear frequency-to-voltage converter. Figure 6 shows the connection diagram for F/V conversion with TTL input logic levels. Each time the input signal crosses the comparator threshold going negative, the one shot is activated and switches 1mA into the integrator input for a measured time period (determined by C_{OS}). As the frequency increases, the amount of charge injected into the integration capacitor increases proportionately. The voltage across the integration capacitor is stabilized when the leakage current through R1 and R3 equals the average current being switched into the integrator. The net result of these two effects is an average output voltage which is proportional to the input frequency. Optimum performance can be obtained by selecting components using the same guidelines and equations listed in the V/F conversion section.

The circuit of Figure 6 can be biased to accommodate almost any input signal waveform. With a TTL input, the 1000pF coupling capacitor and 2.2k Ω resistor creates a clean negative




Figure 6. Connection Diagram for F/V Conversion

spike that triggers the one shot on negative going edges. For input signals with slower edges, a larger capacitor and/or resistor may be used as long as the comparator is never exposed to a voltage lower than -0.6V for longer than the one shot time period. If this happens, the one shot will trigger itself more than once per cycle, creating discontinuities in the F/V transfer function. An input pulse greater than 100ns but less than $0.3 \times t_{OS}$ is recommended (t_{OS} is defined by equation 1 in the circuit operation section, unipolar configuration).

HIGH FREQUENCY OPERATION

Proper RF techniques must be observed when operating the AD650 at or near its maximum frequency of 1MHz. Lead lengths must be kept as short as possible, especially on the one shot and integration capacitors, and at the integrator summing junction. In addition, at maximum output frequencies above 500kHz, a 3.6k Ω pull-down resistor from pin 1 to $-V_S$ is required (see Figure 7). The additional current drawn through the pull-down resistor reduces the op amp's output impedance and improves its transient response.




Figure 7. 1MHz V/F Connection Diagram

DECOUPLING AND GROUNDING

It is good engineering practice to use bypass capacitors on the supply-voltage pins and to insert small-valued resistors (10 to 100 Ω) in the supply lines to provide a measure of decoupling between the various circuits in a system. Ceramic capacitors of 0.1 μF to 1.0 μF should be applied between the supply-voltage pins and analog signal ground for proper bypassing on the AD650.

In addition, a larger board level decoupling capacitor of 1 μF to 10 μF should be located relatively close to the AD650 on each power supply line. Such precautions are imperative in high resolution data acquisition applications where one expects to

exploit the full linearity and dynamic range of the AD650. Although some types of circuits may operate satisfactorily with power supply decoupling at only one location on each circuit board, such practice is strongly discouraged in high accuracy analog design.

Separate digital and analog grounds are provided on the AD650. The emitter of the open collector frequency output transistor is the only node returned to the digital ground. All other signals are referred to analog ground. The purpose of the two separate grounds is to allow isolation between the high precision analog signals and the digital section of the circuitry. As much as several hundred millivolts of noise can be tolerated on the digital ground without affecting the accuracy of the VFC. Such ground noise is inevitable when switching the large currents associated with the frequency output signal.

At 1MHz full scale, it is necessary to use a pull-up resistor of about 500Ω in order to get the rise time fast enough to provide well defined output pulses. This means that from a 5 volt logic supply, for example, the open collector output will draw 10mA. This much current being switched will surely cause ringing on long ground runs due to the self inductance of the wires. For instance, #20 gauge wire has an inductance of about 20nH per inch; a current of 10mA being switched in 50ns at the end of 12 inches of 20 gauge wire will produce a voltage spike of 50mV. The separate digital ground of the AD650 will easily handle these types of switching transients.

A problem will remain from interference caused by radiation of electro-magnetic energy from these fast transients. Typically, a voltage spike is produced by inductive switching transients; these spikes can capacitively couple into other sections of the circuit. Another problem is ringing of ground lines and power supply lines due to the distributed capacitance and inductance of the wires. Such ringing can also couple interference into sensitive analog circuits. The best solution to these problems is proper bypassing of the logic supply at the AD650 package. A $1\mu\text{F}$ to $10\mu\text{F}$ tantalum capacitor should be connected directly to the supply side of the pull-up resistor and to the digital ground – pin 10. The pull-up resistor should be connected directly to the frequency output – pin 8. The lead lengths on the bypass capacitor and the pull up resistor should be as short as possible. The capacitor will supply (or absorb) the current transients, and large ac signals will flow in a physically small loop through the capacitor, pull up resistor, and frequency output transistor. It is important that the loop be physically small for two reasons: first, there is less self-inductance if the wires are short, and second, the loop will not radiate RFI efficiently.

The digital ground (pin 10) should be separately connected to the power supply ground. Note that the leads to the digital power supply are only carrying dc current and cannot radiate RFI. There may also be a dc ground drop due to the difference in currents returned on the analog and digital grounds. This will not cause any problem. In fact, the AD650 will tolerate as much as 0.25 volt dc potential difference between the analog and digital grounds. These features greatly ease power distribution and ground management in large systems. Proper technique for grounding requires separate digital and analog ground returns to the power supply. Also, the signal ground must be referred directly to analog ground (pin 11) at the package. All of the signal grounds should be tied directly to pin 11, especially the one-shot capacitor. More information on proper grounding and reduction of interference can be found in reference 1.

TEMPERATURE COEFFICIENTS

The drift specifications of the AD650 do not include temperature effects of any of the supporting resistors or capacitors. The drift of the input resistors R1 and R3 and the timing capacitor C_{OS} directly affect the overall temperature stability. In the application of Figure 2, a $10\text{ppm}/^\circ\text{C}$ input resistor used with a $100\text{ppm}/^\circ\text{C}$ capacitor may result in a maximum overall circuit gain drift of:

$$150\text{ppm}/^\circ\text{C} (\text{AD650A}) + 100\text{ppm}/^\circ\text{C} (C_{OS}) + 10\text{ppm}/^\circ\text{C} (R_{IN}) = 260\text{ppm}/^\circ\text{C}$$

In bipolar configuration, the drift of the 1.24k Ω resistor used to activate the internal bipolar offset current source will directly affect the value of this current. This resistor should be matched to the resistor connected to the op amp noninverting input (pin 2), see Figure 4. That is, the temperature coefficients of these two resistors should be equal. If this is the case, then the effects of the temperature coefficients of the resistors cancel each other, and the drift of the offset voltage developed at the op amp noninverting input will be determined solely by the AD650. Under these conditions the TC of the bipolar offset voltage is typically $-200\text{ppm}/^\circ\text{C}$ and is a maximum of $-300\text{ppm}/^\circ\text{C}$. The offset voltage always decreases in magnitude as temperature is increased.

Other circuit components do not directly influence the accuracy of the VFC over temperature changes as long as their actual values are not so different from the nominal value as to preclude operation. This includes the integration capacitor, C_{INT} . A change in the capacitance value of C_{INT} simply results in a different rate of voltage change across the capacitor. During the Integration Phase (refer to Figure 2), the rate of voltage change across C_{INT} has the opposite effect that it does during the Reset Phase. The result is that the conversion accuracy is unchanged by either drift or tolerance of C_{INT} . The net effect of a change in the integrator capacitor is simply to change the peak amplitude of the sawtooth waveform at the output of the integrator.




Figure 8. Gain TC vs. Temperature

The gain temperature coefficient of the AD650 is not a constant value. Rather the gain TC is a function of both the full scale frequency and the ambient temperature. At a low full scale frequency, the gain TC is determined primarily by the stability of the internal reference—a buried zener reference. This low speed gain TC can be quite good; at 10kHz full scale, the gain TC near 25°C is typically $0 \pm 50\text{ppm}/^\circ\text{C}$. Although the gain TC changes with ambient temperature (tending to be more positive

¹"Noise Reduction Techniques in Electronic Systems", by H. W. OTT, (John Wiley, 1976).

at higher temperatures), the drift remains within a $\pm 75\text{ppm}/^\circ\text{C}$ window over the entire military temperature range. At full scale frequencies higher than 10kHz dynamic errors become much more important than the static drift of the dc reference. At a full scale frequency of 100kHz and above, these timing errors dominate the gain TC. For example, at 100kHz full scale frequency ($R_{IN}=40\text{k}$ and $C_{OS}=330\text{pF}$) the gain TC near room temperature is typically $-80 \pm 50\text{ppm}/^\circ\text{C}$, but at an ambient temperature near $+125^\circ\text{C}$, the gain TC tends to be more positive and is typically $+15 \pm 50\text{ppm}/^\circ\text{C}$. This information is presented in a graphical form in Figure 8. The gain TC always tends to become more positive at higher temperatures. Therefore it is possible to adjust the gain TC of the AD650 by using a one-shot capacitor with an appropriate TC to cancel the drift of the circuit. For example, consider the 100kHz full scale frequency. An average drift of $-100\text{ppm}/^\circ\text{C}$ means that as temperature is increased, the circuit will produce a lower frequency in response to a given input voltage. This means that the one-shot capacitor must decrease in value as temperature increases in order to compensate the gain TC of the AD650; that is, the capacitor must have a TC of $-100\text{ppm}/^\circ\text{C}$. Now consider the 1MHz full scale frequency. It is not possible to achieve very much improvement in performance unless the expected ambient temperature range is known. For example, in a constant low temperature application such as gathering data in an Arctic climate (approximately -20°C), a C_{OS} with a drift of $-310\text{ppm}/^\circ\text{C}$ is called for in order to compensate the gain drift of the AD650. However, if that circuit should see an ambient temperature of $+75^\circ\text{C}$, the C_{OS} cap would change the gain TC from approximately 0ppm to $+310\text{ppm}/^\circ\text{C}$.

The temperature effects of the components described above are the same when the AD650 is configured for negative or bipolar input voltages, and for F/V conversion as well.

NONLINEARITY SPECIFICATION

The linearity error of the AD650 is specified by the end point method. That is, the error is expressed in terms of the deviation from the ideal voltage to frequency transfer relation after calibrating the converter at full scale and "zero". The nonlinearity will vary with the choice of one-shot capacitor and input resistor (see Figure 3). Verification of the linearity specification requires the availability of a switchable voltage source (or a DAC) having a linearity error below 20ppm, and the use of very long measurement intervals to minimize count uncertainties. Every AD650 is automatically tested for linearity, and it will not usually be necessary to perform this verification, which is both tedious and time consuming. If it is required to perform a nonlinearity test either as part of an incoming quality screening or as a final product evaluation, an automated "bench-top" tester would prove useful. Such a system based on the Analog Devices' LTS-2010 is described in Reference 2.

The voltage-to-frequency transfer relation is shown in Figure 9 with the nonlinearity exaggerated for clarity. The first step in determining nonlinearity is to connect the end points of the operating range (typically at 10mV and 10V) with a straight line. This straight line is then the ideal relationship which is desired from the circuit. The second step is to find the difference between this line and the actual response of the circuit at a few points between the end points – typically ten intermediate points will suffice. The difference between the actual and the ideal response is a frequency error measured in hertz. Finally, these frequency errors are normalized to the full scale frequency and expressed either as parts per million of full-scale (ppm) or parts




Figure 9a. Exaggerated Nonlinearity at 100kHz Full Scale




Figure 9b. Exaggerated Nonlinearity at 1MHz Full Scale

per hundred of full scale (%). For example, on a 100kHz full scale, if the maximum frequency error is 5Hz, the nonlinearity would be specified as 50ppm or 0.005%. Typically on the 100kHz scale, the nonlinearity is positive and the maximum value occurs at about midscale (Figure 9a). At higher full scale frequencies, (500kHz to 1MHz), the nonlinearity becomes "S" shaped and the maximum value may be either positive or negative. Typically, on the 1MHz scale ($R_{IN}=16.9\text{k}$, $C_{OS}=51\text{pF}$) the nonlinearity is positive below about 2/3 scale and is negative above this point. This is shown graphically in Figure 9b.

PSRR

The power supply rejection ratio is a specification of the change in gain of the AD650 as the power supply voltage is changed. The PSRR is expressed in units of parts-per-million change of the gain per percent change of the power supply – ppm/%. For example, consider a VFC with a 10 volt input applied and an output frequency of exactly 100kHz when the power supply potential is ± 15 volts. Changing the power supply to ± 12.5 volts is a 5 volt change out of 30 volts, or 16.7%. If the output




Figure 10. PSRR vs. Full Scale Frequency

²"V-F Converters Demand Accurate Linearity Testing", by L. DeVito, (Electronic Design, March 4, 1982)

frequency changes to 99.9kHz, the gain has changed 0.1% or 1000ppm. The PSRR is 1000ppm divided by 16.7% which equals 60ppm/%.

The PSRR of the AD650 is a function of the full scale operating frequency. At low full scale frequencies the PSRR is determined by the stability of the reference circuits in the device and can be very good. At higher frequencies there are dynamic errors which become more important than the static reference signals, and consequently the PSRR is not quite as good. The values of PSRR are typically $0 \pm 20\text{ppm}/\%$ at 10kHz full scale frequency ($R_{IN} = 40\text{k}\Omega$, $C_{OS} = 3300\text{pF}$). At 100kHz ($R_{IN} = 40\text{k}\Omega$, $C_{OS} = 330\text{pF}$) the PSRR is typically $+80 \pm 40\text{ppm}/\%$, and at 1MHz ($R_{IN} = 16.9\text{k}\Omega$, $C_{OS} = 51\text{pF}$) the PSRR is $+350 \pm 50\text{ppm}/\%$. This information is summarized graphically in Figure 10.

OTHER CIRCUIT CONSIDERATIONS

The input amplifier connected to pins 1, 2 and 3 is not a standard operational amplifier. Rather, the design has been optimized for simplicity and high speed. The single largest difference between this amplifier and a normal op amp is the lack of an integrator (or level shift) stage. Consequently the voltage on the output (pin 1) must always be more positive than 2 volts below the inputs (pins 2 and 3). For example, in the F to V conversion mode, see Figure 6, the noninverting input of the op amp (pin 2) is grounded, which means that the output (pin 1) will not be able to go below -2 volts. Normal operation of the circuit as shown in the figure will never call for a negative voltage at the output but one may imagine an arrangement calling for a bipolar output voltage (say ± 10 volts) by connecting an extra resistor from pin 3 to a positive voltage. This will not work.

Care should be taken under conditions where a high positive input voltage exists at or before power up. These situations can cause a latch up at the integrator output (pin 1). This is a non-destructive latch and, as such, normal operation can be restored by cycling the power supply. Latch up can be prevented by connecting two diodes (e.g., 1N914 or 1N4148) as shown in Figure 4 thereby preventing pin 1 from swinging below pin 2.

A second major difference is that the output will only sink 1mA to the negative supply. There is no pull-down stage at the output other than the 1mA current source used for the V to F conversion. The op amp will source a great deal of current from the positive supply, and it is internally protected by current limiting. The output of the op amp may be driven to within 3 volts of the positive supply when it is not sourcing external current. When




Figure 11. Bipolar Offset Current vs. External Resistor

sourcing 10mA the output voltage may be driven to within 6 volts of the positive supply.

A third difference between this op amp and a normal device is that the inverting input, pin 3, is bias current compensated and the noninverting input is not bias current compensated. The bias current at the inverting input is nominally zero, but may be as much as 20nA in either direction. The noninverting input typically has a bias current of 40nA that always flows into the node (an npn input transistor). Therefore, it is not possible to match input voltage drops due to bias currents by matching input resistors.

The op amp has provisions for trimming the input offset voltage. A potentiometer of 20kΩ is connected to pins 13 and 14 and the wiper is connected to the positive supply through a 250kΩ resistor. A potential of about 0.6 volt is established across the 250kΩ resistor, and the 3µA current is injected into the null pins. It is also possible to null the op amp offset voltage by using only one of the null pins and use a bipolar current either into or out of the null pin. The amount of current required will be very small — typically less than 3µA. This technique is shown in the applications section of this data sheet: the auto-zero circuit uses this technique.

The bipolar offset current is activated by connecting a 1.24kΩ resistor between pin 4 and the negative supply. The resultant current delivered to the op amp noninverting input is nominally 0.5mA and has a tolerance of $\pm 10\%$. This current is then used to provide an offset voltage when pin 2 is tied to ground through a resistor. The 0.5mA which appears at pin 2 is also flowing through the 1.24kΩ resistor and this current may be measured by observing the voltage across the 1.24kΩ resistor. An external resistor is used to activate the bipolar offset current source to provide the lowest tolerance and temperature drift of the resultant offset voltage. It is possible to use other values of resistance between pin 4 and $-V_S$ to obtain a bipolar offset current different than 0.5mA. Figure 11 is a graph of the relationship between the bipolar offset current and the value of the resistor used to activate the source.




Figure 12. AD650 Differential Input

For a full discussion of phase lock loop circuits see Reference 3.

An analysis of this circuit must begin at the 7474 dual D flip flop. When the input carrier matches the output carrier in both phase and frequency, the Q outputs of the flip flops will rise at exactly the same time. With two zero's, then two one's on the inputs of the exclusive or (XOR) gate, the output will remain low keeping the DMOS FET switched off. Also, the NAND gate will go low resetting the flip-flops to zero. Throughout the entire cycle just described, the DMOS integrator gate remained off, allowing the voltage at the integrator output to remain unchanged from the previous cycle. However, if the input carrier leads the output carrier by a few degrees, the XOR gate will be turned on for the small time span that the two signals are mismatched. Since Q_2 will be low during the mismatch time, a negative current will be fed into the integrator, causing its output voltage to rise. This in turn will increase the frequency of the AD650 slightly, driving the system towards synchronization. In a similar manner, if the input carrier lags the output carrier, the integrator will be forced down slightly to synchronize the two signals.

Using a mathematical approach, the $\pm 25\mu\text{A}$ pulses from the phase detector are incorporated into the phase detector gain, K_d .

$$K_d = \frac{25\mu\text{A}}{2\pi} = 4 \times 10^{-6} \text{ amperes/radian} \quad (9)$$

Also, the V/F converter is configured to produce 1MHz in response to a 10 volt input, so its gain K_o is:

$$K_o = \frac{2\pi \times 1 \times 10^6 \text{Hz}}{10\text{V}} = 6.3 \times 10^5 \frac{\text{radians}}{\text{volt} \cdot \text{sec}} \quad (10)$$

The dynamics of the phase relationship between the input and output signals can be characterized as a second order system with natural frequency ω_n :

$$\omega_n = \sqrt{\frac{K_o K_d}{C}} \quad (11)$$

and damping factor

$$\zeta = \frac{R\sqrt{C K_o K_d}}{2} \quad (12)$$

For the values shown in Figure 14, these relations simplify to a natural frequency of 35kHz with a damping factor of 0.8.

For those desiring a simple approach to determining component values for other PLL frequencies and VFC full scale voltage, the following cookbook steps can be used:

1. Determine K_o (in units of radians per volt second) from the maximum input carrier frequency F_{max} (in hertz) and the maximum output voltage V_{max} .

$$K_o = \frac{2\pi \times F_{\text{max}}}{V_{\text{max}}} \quad (13)$$

2. Calculate a value for C based upon the desired loop bandwidth, f_n . Note that this is the desired frequency range of the output signal. The loop bandwidth (f_n) is *not* the maximum carrier frequency (f_{max}): the signal may be very narrow even though it is transmitted over a 1MHz carrier.

$$C = \frac{K_o}{f_n^2} \cdot 1 \times 10^{-7} \frac{\text{V} \cdot \text{F}}{\text{Rad} \cdot \text{sec}} \quad \begin{matrix} C \text{ units FARADS} \\ f_n \text{ units HERTZ} \\ K_o \text{ units RAD/VOLT} \cdot \text{SEC} \end{matrix} \quad (14)$$

3. Calculate R to yield a damping factor of approximately 0.8 using this equation:

$$R = \frac{f_n}{K_o} \cdot 2.5 \times 10^6 \frac{\text{Rad} \cdot \Omega}{\text{V}} \quad \begin{matrix} R \text{ units OHMS} \\ f_n \text{ units HERTZ} \\ K_o \text{ units RAD/VOLT} \cdot \text{SEC} \end{matrix} \quad (15)$$

If in actual operation the PLL overshoots or hunts excessively before reaching a final value, the damping factor may be raised by increasing the value of R. Conversely, if the PLL is overdamped, a smaller value of R should be used.

PLL PERFORMANCE

The performance of the PLL circuit is demonstrated by the system shown in Figure 15; an analog signal is converted into a frequency, and then this frequency is converted back into an analog voltage by the PLL.




Figure 15.

³"Phase lock Techniques", by F.M. Gardner, 2nd Edition, 1979, John Wiley and Sons.

The source of the frequency input signal used to drive the PLL is an AD650 with two separate inputs: one for dc to set the carrier frequency, and one for ac to establish a modulation. Note how the summing junction input to the AD650 allows such flexibility. The output frequency is then related to the PLL via a jumper cable. The signal at this point is a 5 volt digital pulse train and as such may be transmitted in any fashion suitable to the application at hand. For example, galvanic isolation is achieved with a simple transformer or opto-isolator; extremely high voltage isolation or transmission through severe RF environments can be accomplished with a fiber-optic link; telemetry can be accomplished with a radio link. The actual method of conveying the pulses is not crucial to the system performance. The PLL is the circuit shown in Figure 14, and the filter shown on the output signal is simply to attenuate carrier feedthrough to allow easy interpretation of the signal with an oscilloscope and spectrum analyzer.

The step response of the system is shown in Figure 16a. The signal output is swinging between 5 volts and 10 volts, for an input step of 500kHz to 1MHz. Note that the AD650 is actually

overshooting to 1.1MHz and the response remains well controlled. Note the slight irregularity during the transition: this is caused by cycleslipping during the slew where feedback is lost temporarily and the PLL actually loses phase lock. The frequency response of the system when driven with sinewave excitation is shown in Figure 16b. Here the output level is set to 2 volts peak to peak, and the carrier is 800kHz. Note that the -3dB bandwidth is about 70kHz, which is consistent with a damping factor of 0.8 and a natural frequency of 35kHz^4 . When an unmodulated carrier is applied to the PLL, the noise that appears at the output determines the dynamic range of the system. The spectrum of the noise at the output of the PLL is shown in Figure 16c. By comparing this with Figure 16b, the dynamic range of the system is seen to be 80dB. The harmonic distortion of the system is shown in Figure 16d. The output is a 2V p-p sinewave at 5kHz, and the amplitude of the first harmonic is seen to be 48dB below the fundamental. The harmonic distortion can be improved to the level of 60dB by reducing the amplitude of the modulation, but this is at the expense of dynamic range since the intensity of the noise floor remains constant.




Figure 16a. Step Response




Figure 16c. Noise Output from PLL




Figure 16b. Frequency Response




Figure 16d. Harmonic Distortion of PLL System

⁴See page 13 of reference 3.

FEATURES

- Full-Scale Frequency (Up to 2MHz) Set by External System Clock**
- Extremely Low Linearity Error (0.005% max at 1MHz FS, 0.02% max at 2MHz FS)**
- No Critical External Components Required**
- Accurate 5V Reference Voltage**
- Low Drift (25ppm/°C max)**
- Dual or Single Supply Operation**
- Voltage or Current Input**

PRODUCT DESCRIPTION

The AD652 Synchronous Voltage-to-Frequency Converter (SVFC) is a powerful building block for precision analog-to-digital conversion, offering typical nonlinearity of 0.002% (0.005% maximum) at a 100kHz output frequency. The inherent monotonicity of the transfer function and wide range of clock frequencies allows the conversion time and resolution to be optimized for specific applications.

The AD652 uses a variation of the popular charge-balancing technique to perform the conversion function. The AD652 uses an external clock to define the full-scale output frequency, rather than relying on the stability of an external capacitor. The result is a more stable, more linear transfer function, with significant application benefits in both single- and multi-channel systems.

Gain drift is minimized using a precision low-drift reference and low-TC on-chip thin-film scaling resistors. Furthermore, the initial gain error is reduced to less than 0.5% by the use of laser-wafer-trimming.



The analog and digital sections of the AD652 have been designed to allow operation from a single-ended power source, simplifying its use with isolated power supplies.

The AD652 is available in five performance grades. The 20-pin PLCC packaged JP and KP grades are specified for operation over the 0 to +70°C commercial temperature range. The 16-pin cerdip-packaged AQ and BQ grades are specified for operation over the -40°C to +85°C industrial temperature range, and the AD652SQ is available for operation over the full -55°C to +125°C extended temperature range.

PRODUCT HIGHLIGHTS

1. The use of an external clock to set the full-scale frequency allows the AD652 to achieve linearity and stability far superior to any other monolithic VFC. By using the same clock to drive the AD652 and (through a suitable divider) also set the counting period, conversion accuracy is maintained independent of variations in clock frequency.

AD652 PIN CONFIGURATIONS



2. The AD652 Synchronous VFC requires only a single external component (a noncritical integrator capacitor) for operation.
3. The AD652 includes a buffered, accurate 5V reference which is available to the user.
4. The clock input of the AD652 is TTL and CMOS compatible and can also be driven by sources referred to the negative power supply. The flexible open-collector output stage provides sufficient current sinking capability for TTL and CMOS logic, as well as optical couplers and pulse transformers. A capacitor-programmable one-shot is provided for selection of optimum output pulse width for power reduction.
5. The AD652 can also be configured for use as a synchronous F/V converter for isolated analog signal transmission.

SPECIFICATIONS (typical @ $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, unless otherwise noted)

	AD652JP/AQ/SQ			AD652KP/BQ			Units
	Min	Typ	Max	Min	Typ	Max	
VOLTAGE-TO-FREQUENCY MODE							
Gain Error							
$f_{\text{OUT}} = 100\text{kHz}$		± 0.5	± 1	± 0.25	± 0.5		%
$f_{\text{OUT}} = 500\text{kHz}$		± 0.5	± 1	± 0.25	± 0.5		%
$f_{\text{OUT}} = 2\text{MHz}$		± 0.5	± 1.5	± 0.25	± 0.75		%
Gain Drift							
$f_{\text{OUT}} = 100\text{kHz}$		± 25	± 50	± 15	± 25		ppm/ $^\circ\text{C}$
$f_{\text{OUT}} = 500\text{kHz}$		± 25	± 50	± 15	± 25		ppm/ $^\circ\text{C}$
$f_{\text{OUT}} = 2\text{MHz}$		± 25	± 75	± 15	± 50		ppm/ $^\circ\text{C}$
Referred to Internal V_{REF}^1		± 10	± 25	± 10	± 15		ppm/ $^\circ\text{C}$
Power Supply Rejection		0.001	0.01	0.001	0.01		%/V
Linearity Error							
$f_{\text{OUT}} = 100\text{kHz}$		± 0.002	± 0.02	± 0.002	± 0.005		%
$f_{\text{OUT}} = 500\text{kHz}$		± 0.002	± 0.02	± 0.002	± 0.005		%
$f_{\text{OUT}} = 1\text{MHz}$		± 0.01	± 0.02	± 0.002	± 0.005		%
$f_{\text{OUT}} = 2\text{MHz}$		± 0.02	± 0.05	± 0.01	± 0.02		%
Offset		± 1	± 3	± 1	± 2		mV
(Transfer Function, RTI)							
Offset Drift		± 10	± 50	± 10	± 25		$\mu\text{V}/^\circ\text{C}$
Response Time	One Period of New Output Frequency Plus One Clock Period.						
FREQUENCY-TO-VOLTAGE MODE							
Gain Error							
$f_{\text{IN}} = 100\text{kHz FS}$		± 0.5	± 1	± 0.25	± 0.5		%
Linearity Error							
$f_{\text{IN}} = 100\text{kHz FS}$		± 0.002	± 0.02	± 0.002	± 0.01		%
INPUT RESISTORS							
Cerdip (Figure 1a.) (0 to +10V FS Range)	19.8	20	20.2	19.8	20	20.2	k Ω
PLCC (Figure 1b.)							
Pin 8 to Pin 7	9.9	10	10.1	9.9	10	10.1	k Ω
Pin 7 to Pin 5 (0 to +5V FS Range)	9.9	10	10.1	9.9	10	10.1	k Ω
Pin 8 to Pin 5 (0 to +10V FS Range)	19.8	20	20.2	19.8	20	20.2	k Ω
Pin 9 to Pin 5 (0 to +8V FS Range)	15.8	16	16.2	15.8	16	16.2	k Ω
Pin 10 to Pin 5 (Optional 0 to +10V FS Range)	19.8	20	20.2	19.8	20	20.2	k Ω
Temperature Coefficient (All)		± 50	± 100	± 50	± 100		ppm/ $^\circ\text{C}$
INTEGRATOR OP AMP							
Input Bias Current							
Inverting Input (Pin 5)		± 5	± 20	± 5	± 20		nA
Noninverting Input (Pin 6)		20	50	20	50		nA
Input Offset Current		20	70	20	70		nA
Input Offset Current Drift		1	3	1	2		nA/ $^\circ\text{C}$
Input Offset Voltage		± 1	± 3	± 1	± 2		mV
Input Offset Voltage Drift		± 10	± 25	± 10	± 15		$\mu\text{V}/^\circ\text{C}$
Open Loop Gain		86		86			dB
Common-Mode Input Range	$-V_S + 5$		$+V_S - 5$	$-V_S + 5$		$+V_S - 5$	V
CMRR	80			80			dB
Bandwidth	14	95		14	95		MHz
Output Voltage Range	-1		$(+V_S - 4)$	-1		$(+V_S - 4)$	V
(Referred to Pin 6, $R_1 \geq 5\text{k}$)							
COMPARATOR							
Input Bias Current		0.5	5	0.5	5		μA
Common-Mode Voltage	$-V_S + 4$		$+V_S - 4$	$-V_S + 4$		$+V_S - 4$	V
CLOCK INPUT							
Maximum Frequency	4	5		4	5		MHz
Threshold Voltage		1.2			1.2		V
$T_{\text{min}} - T_{\text{max}}$ (Referred to Pin 12)	0.8		2.0	0.8		2.0	V
Input Current ($-V_S < V_{\text{CLK}} < +V_S$)		5	20		5	20	μA
Voltage Range	$-V_S$		$+V_S$	$-V_S$		$+V_S$	V
Rise Time			2			2	μs

	AD652JP/AQ/SQ			AD652KP/BQ			Units
	Min	Typ	Max	Min	Typ	Max	
OUTPUT STAGE							
V_{OL} ($I_{OUT} = 10mA$)			0.4			0.4	V
I_{OL}							
$V_{OL} < 0.8V$			15			15	mA
$V_{OL} < 0.4V, T_{min} - T_{max}$			8			8	mA
I_{OH} (Off Leakage)		0.01	10		0.01	10	μA
Delay Time, Positive Clock Edge to Output Pulse	150	200	250	150	200	250	ns
Fall Time (Load = 500pF and $I_{SINK} = 5mA$)		100			100		ns
Output Capacitance		5			5		pF
OUTPUT ONE-SHOT							
Pulse Width							
$C_{OS} = 300pF$	1	1.5	2	1	1.5	2	μs
$C_{OS} = 1000pF$	4	5	6	4	5	6	μs
REFERENCE OUTPUT							
Voltage	4.950	5.0	5.050	4.975	5.0	5.025	V
Drift			100			50	ppm/ $^{\circ}C$
Output Current							
Source @ 25 $^{\circ}C$	20			20			mA
Source T_{min} to T_{max}	10			10			mA
Sink	100	500		100	500		μA
Power Supply Rejection (Supply Range = $\pm 12.5V$ to $\pm 17.5V$)			0.015			0.015	%/V
Output Impedance (Sourcing Current)		0.3	2		0.3	2	Ω
POWER SUPPLY							
Rated Voltage		± 15			± 15		V
Operating Range							
Dual Supplies	± 6	± 15	± 18	± 6	± 15	± 18	V
Single Supply ($-V_S = 0$)	+12		+36	+12		+36	V
Quiescent Current		± 11	± 15		± 11	± 15	mA
Digital Common	$-V_S$		$+V_S - 4$	$-V_S$		$+V_S - 4$	V
Analog Common	$-V_S$		$+V_S$	$-V_S$		$+V_S$	V
TEMPERATURE RANGE							
Specified Performance							
"JP", "KP" Grade	0		+70	0		+70	$^{\circ}C$
"AQ", "BQ" Grade	-40		+85	-40		+85	$^{\circ}C$
"SQ" Grade	-55		+125				$^{\circ}C$

NOTES

¹In PLCC package, tested on 10V input range only.

Specifications in **boldface** are 100% tested at final test and are used to measure outgoing quality levels.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage + V_S to $-V_S$ 36V
 Maximum Input Voltage (Figure 6) 36V
 Maximum Output Current (Open Collector Output) . . . 50mA
 Amplifier Short Circuit to Ground Indefinite
 Storage Temperature Range: Cerdip $-65^{\circ}C$ to $+150^{\circ}C$
 PLCC $-65^{\circ}C$ to $+150^{\circ}C$

ORDERING GUIDE

Part Number	Gain Drift ppm/ $^{\circ}C$ 100kHz	1MHz Linearity %	Specified Temperature Range $^{\circ}C$	Package Options*
AD652JP	50 max	0.02 max	0 to +70	PLCC (P-20A)
AD652KP	25 max	0.005 max	0 to +70	PLCC (P-20A)
AD652AQ	50 max	0.02 max	-40 to +85	Cerdip (Q-16)
AD652BQ	25 max	0.005 max	-40 to +85	Cerdip (Q-16)
AD652SQ	50 max	0.02 max	-55 to +125	Cerdip (Q-16)

*See Section 13 for package outline information.

DEFINITIONS OF SPECIFICATIONS

GAIN ERROR – The gain of a voltage-to-frequency converter is that scale factor setting that provides the nominal conversion relationship, e.g. 1MHz full scale. The "gain error" is the difference in slope between the actual and ideal transfer functions for the V-F converter.

LINEARITY ERROR – The "linearity error" of a V-F is the deviation of the actual transfer function from a straight line passing through the endpoints of the transfer function.

GAIN DRIFT – Gain drift is the change in full-scale frequency when temperature is changed from $+25^{\circ}C$ to T_{min} or T_{max} .

AD652 PIN CONFIGURATIONS


PIN	"Q" CERDIP	"P" PLCC
1	+V _s	NC
2	TRIM	+V _s
3	TRIM	NC
4	OP AMP OUT	OP AMP OUT
5	OP AMP "-"	OP AMP "-"
6	OP AMP "+"	OP AMP "+"
7	10 VOLT INPUT	5 VOLT INPUT
8	-V _s	10 VOLT INPUT
9	C _{OS}	8 VOLT INPUT
10	CLOCK INPUT	OPTIONAL 10V INPUT
11	FREQ OUT	-V _s
12	DIGITAL GND	C _{OS}
13	ANALOG GND	CLOCK INPUT
14	COMP "-"	FREQ OUT
15	COMP "+"	DIGITAL GROUND
16	COMP REF	ANALOG GND
17		COMP "-"
18		COMP "+"
19		NC
20		COMP REF

THEORY OF OPERATION


A synchronous VFC is similar to other voltage-to-frequency converters in that an integrator is used to perform a charge-balance of the input signal with an internal reference current. However, rather than using a one-shot as the primary timing element which requires a high quality and low drift capacitor, a synchronous voltage-to-frequency converter (SVFC) uses an external clock; this allows the designer to determine the system stability and drift based upon the external clock selected. A crystal oscillator may also be used if desired.

The SVFC architecture provides other system advantages besides low drift. If the output frequency is measured by counting pulses gated to a signal which is derived from the clock, the clock stability is unimportant and the device simply performs as a voltage controlled frequency divider, producing a high resolution A/D. If a large number of inputs must be monitored simultaneously in a system, the controlled timing relationship between the frequency output pulses and the user supplied clock greatly simplifies this signal acquisition. Also, if the clock signal is provided by a VFC, then the output frequency of the SVFC will be proportional to the product of the two input voltages. Hence, multiplication and A-to-D conversion on two signals are performed simultaneously.

The pinouts of the AD652 SVFC are shown in Figure 1. A block diagram of the device configured as a SVFC, along with various system waveforms, is shown in Figure 2.



a. AD652 CERDIP Pin Configuration



b. AD652 PLCC Pin Configuration

Figure 1.

Figure 2 shows the typical up-and-down ramp integrator output of a charge-balance VFC. After the integrator output has crossed the comparator threshold and the output of the AND gate has gone high, nothing happens until a negative edge of the clock comes along to transfer the information to the output of the D-FLOP. At this point, the clock level is low, so the latch does not change state. When the clock returns high, the latch output goes high and drives the switch to reset the integrator. At the same time the latch drives the AND gate to a low output state. On the very next negative edge of the clock the low output state of the AND gate is transferred to the output of the D-FLOP and then when the clock returns high, the latch output goes low and drives the switch back into the Integrate Mode. At the same time the latch drives the AND gate to a mode where it will truthfully relay the information presented to it by the comparator.

Since the reset pulses applied to the integrator are exactly one clock period long, the only place where drift can occur is in a variation of the symmetry of the switching speed with temperature. Since each reset pulse is identical to every other, the AD652 SVFC produces a very linear voltage to frequency transfer relation. Also, since all of the reset pulses are gated by the clock, there are no problems with dielectric absorption causing the duration of a reset pulse to be influenced by the length of time since the last reset.




Figure 2. AD652 Block Diagram and System Waveforms

Referring to Figure 2, it can be seen that the period between output pulses is constrained to be an exact multiple of the clock period. Consider an input current of exactly one quarter of the value of the reference current. In order to achieve a charge balance, the output frequency will equal the clock frequency divided by four; one clock period for reset and three clock

periods of integrate. This is shown in Figure 3. If the input current is increased by a very small amount, the output frequency should also increase by a very small amount. Initially, however, no output change is observed for a very small increase in the input current. The output frequency continues to run at one quarter of the clock, delivering an average of $250\mu\text{A}$ to the summing junction. Since the input current is slightly larger than this, charge accumulates in the integrator and the sawtooth signal starts to drift downward. As the integrator sawtooth drifts down, the comparator threshold is crossed earlier and earlier in each successive cycle, until finally, a whole cycle is lost. When the cycle is lost, the Integrate Phase lasts for two periods of the clock instead of the usual three periods. Thus, among a long string of divide-by-four's an occasional divide-by-three occurs; the average of the output frequency is very close to one quarter of the clock, but the instantaneous frequency can be very different.




Figure 3. Integrator Output for $I_{IN} = 250\mu\text{A}$

Because of this, it is very difficult to observe the waveform on an oscilloscope. During all of this time, the signal at the output of the integrator is a sawtooth wave with an envelope which is also a sawtooth. This is shown in Figure 4.




Figure 4. Integrator Output for I_{IN} Slightly Greater than $250\mu\text{A}$

Another way to view this is that the output is a frequency of approximately one quarter of the clock that has been phase modulated. A constant frequency can be thought of as accumulating phase linearly with time at a rate equal to $2\pi f$ radians per second. Hence, the average output frequency which is slightly in excess of a quarter of the clock will require phase accumulation at a certain rate. However, since the SVFC is running at exactly one quarter of the clock, it will not accumulate enough phase (see Figure 5). When the difference between the required phase (average frequency) and the actual phase equals 2π , a step in phase is taken where the deficit is made up instantaneously. The output frequency is then a steady carrier which has been phase modulated by a sawtooth signal (see Figure 5). The period of the sawtooth phase modulation is the time required to accumulate a 2π difference in phase between the required average frequency and one quarter of the clock frequency. The amplitude of the sawtooth phase modulation is 2π .




Figure 5. Phase Modulation

The result of this synchronism is that the rate at which data may be extracted from the serial bit stream produced by the SVFC is limited. The output pulses are typically counted during a fixed gate interval and the result is interpreted as an average frequency. The resolution of such a measurement is determined by the clock frequency and the gate time. For example, if the clock frequency is 4MHz and the gate time is 4.096ms, then a maximum count of 8,192 is produced by a full-scale frequency of 2MHz. Thus, the resolution is 13 bits.

OVERRRANGE

Since each reset pulse is only one clock period in length, the full-scale output frequency is equal to one-half the clock frequency. At full scale the current steering switch spends half of the time on the summing junction; thus, an input current of 0.5mA can be balanced. In the case of an overrange, the output of the integrator op amp will drift in the negative direction and the output of the comparator will remain high. The logic circuits will then simply settle into a "divide-by-two" of the clock state.

SVFC CONNECTION FOR DUAL SUPPLY, POSITIVE INPUT VOLTAGES

Figure 6 shows the AD652 connection scheme for the traditional dual supply, positive input mode of operation. The $\pm V_S$ range is from ± 6 to ± 18 volts. When $+V_S$ is lower than 7.5 volts, it is necessary to short pin 13 to pin 8 (Analog Ground to $-V_S$). Shorting these pins together will ensure proper operation of the 5V reference.




Figure 6. Standard V/F Connection for Positive Input Voltage with Dual Supply

The CERDIP packaged AD652 accepts either a 0 to 10V or 0 to 0.5mA full-scale input signal. The temperature drift of the AD652 is specified for a 0 to 10V input range using the internal 20k Ω resistor. If a current input is used, the gain drift will be

degraded by a maximum of 50ppm/ $^{\circ}$ C (the TC of the 20k Ω resistor). If an external resistor is connected to pin 5 to establish a different input voltage range, drift will be induced to the extent that the external resistor's TC differs from -50 ppm/ $^{\circ}$ C. The external resistor used to establish a different input voltage range should be selected as to provide a full-scale current of 0.5mA (i.e., 10k Ω for 0 to 5V).

SVFC CONNECTIONS FOR NEGATIVE INPUT VOLTAGES

Voltages which are negative with respect to ground may be used as the input to the AD652 SVFC. In this case, pin 7 is grounded and the input voltage is applied to pin 6 (see Figure 7). In this mode the input voltage can go as low as 4 volts above $-V_S$. In this configuration the input is a high impedance, and only the 20nA (typical) input bias current of the op amp need be supplied by the input signal. This is contrasted with the more usual positive input voltage configuration, which has a 20k Ω input impedance and requires 0.5mA from the signal source.





Figure 7. Negative Voltage Input

SVFC CONNECTION FOR BIPOLAR INPUT VOLTAGES


A bipolar input voltage of ± 5 V can be accommodated by injecting a 250 μ A current into pin 5. This is shown in Figure 8a. A -5 V signal will then provide a zero sum current at the integrator summing junction which will result in a zero output frequency, while a $+5$ V signal will provide a 0.5mA (full-scale) sum current which will result in the full-scale output frequency.

The use of an external resistor to inject the offset current will have some effect on the bipolar offset temperature coefficient. The ideal transfer curve with bipolar inputs is shown in Figure 8b. The user actually has four options to use in injecting the bipolar offset current into the inverting input of the op amp: 1) use an external resistor for R_{OS} and the internal 20k resistor for R_{IN} (as shown in Figure 8a); 2) use the internal 20k resistor as R_{OS} and an external R_{IN} ; 3) use two external resistors; 4) use two internal resistors for R_{IN} and R_{OS} (available on PLCC version only).


Option #4 provides the closest to the ideal transfer function as diagrammed in Figure 8b. Figure 8c shows the effects on the transfer relation of the other three options. In the first case, the slope of the transfer function is unchanged with temperature. However, V_{ZERO} (the input voltage required to produce an output frequency of 0Hz) and F_{ZERO} (the output frequency when $V_{IN} = 0$ V) changes as the transfer function is displaced parallel to the voltage axis with temperature. In the second case, F_{ZERO} remains constant, but V_{ZERO} changes as the transfer function rotates about F_{ZERO} with temperature changes. In the third case, with two external resistors, the V_{ZERO} point remains invariant while the slope and offset of the transfer function change with temperature. If selecting this third option, the user should select low drift, matched resistors.



a. Bipolar Offset



b. Ideal Bipolar Input Transfer Curve Over Temperature



c. Actual Bipolar Input Transfer Over Temperature


Figure 8.

PLCC CONNECTIONS


The PLCC packaged AD652 offers additional input resistors not found on the cerdip-packaged device. These resistors provide the user with additional input voltage ranges. Besides the 10V range available using the on-chip resistor in the cerdip part, the PLCC device also offers 8V and 5V ranges. Figures 9a-9c show the proper connections for these ranges with positive input voltages. For negative input voltages, the appropriate resistor should be tied to analog ground and the input voltage should be applied to pin 6, the “+” input of the op amp.

Bipolar input voltages can be accommodated by injecting a 250µA into pin 5 with the use of the 5V reference and the input resistors. For ±5V or ±2.5V range the reference output, pin


20, should be tied to pin 10. The input signal should then be applied to pin 8 for a ±5V signal and pin 7 for a ±2.5V signal. The input connections for a ±5V range are shown in Figure 9d. For a ±4V range, the input signal should be applied to pin 9, and pin 20 should be connected to pin 8.




a. PLCC 0 to +10V Input



b. PLCC 0 to +8V Input



c. PLCC 0 to +5V Input



d. PLCC ±5V Input

Figure 9.

GAIN AND OFFSET CALIBRATION

The gain error of the AD652 is laser trimmed to within ±0.5%. If higher accuracy is required, the internal 20kΩ resistor must be shunted with a 2MΩ resistor to produce a parallel equivalent which is 1% lower in value than the nominal 20kΩ. Full scale adjustment is then accomplished using a 500Ω series trimmer. See Figures 10a and 10b. When negative input voltages are used, this 500Ω trimmer will be tied to ground and pin 6 will be the input pin.

This gain trim should be done with an input voltage of 9V, and the output frequency should be adjusted to exactly 45% of the clock frequency. Since the device settles into a divide-by-two mode for an input overrange condition, adjusting the gain with a 10V input is impractical; the output frequency would be exactly one-half the clock frequency if the gain were too high and would not change with adjustment until the exact proper scale factor was achieved. Hence, the gain adjustment should be done with a 9V input.

The offset of the op amp may be trimmed to zero with the trim scheme shown in Figures 10a for the CERDIP packaged device




Figure 10a. CERDIP Gain and Offset Trim




Figure 10b. PLCC Gain and Offset Trim

and Figure 10b for the PLCC packaged device. One way of trimming the offset is by grounding pin 7 (8) of the CERDIP (PLCC) packaged device and observing the waveform at pin 4. If the offset voltage of the op amp is positive, then the integrator will have saturated and the voltage will be at the positive rail. If the offset voltage is negative, then there will be a small effective input current that will cause the AD652 to oscillate and a sawtooth waveform will be observed at pin 4. The trimpot should be adjusted until the downward slope of this sawtooth becomes very slow, down to a frequency of 1Hz or less. In an analog-to-digital conversion application, an easier way to trim the offset is to apply a small input voltage, such as 0.01% of the full-scale voltage, and adjust the trimpot until the correct digital output is reached.

GAIN PERFORMANCE

The AD652 gain error is specified as the difference in slope between the actual and the ideal transfer function over the full-scale frequency range. Figure 11 shows a plot of the typical gain error changes vs. the clock input frequency, normalized to 100kHz. If after using the AD652 with a full-scale clock frequency of 100kHz it is decided to reduce the necessary gating time by increasing the clock frequency, this plot shows the typical gain changes normalized to the original 100kHz gain.




Figure 11. Gain vs. Clock Input

REFERENCE NOISE

The AD652 has on board a precision buffered 5V reference which is available to the user. Besides being used to offset the noninverting comparator input in the voltage-to-frequency mode, this reference can be used for other applications such as offsetting the input to handle bipolar signals and providing bridge excitation. It can source 10mA and sink 100μA, and is short circuit protected. Heavy loading of the reference will not change the gain of the VFC, although it will affect the external reference voltage. For example, a 10mA load interacting with a 0.3Ω typical output impedance will change the reference voltage by 0.06%.

DIGITAL INTERFACING CONSIDERATIONS

The AD652 clock input is a high impedance input with a threshold voltage of two diode voltages with respect to Digital Ground at pin 12 (approximately 1.2 volts at room temp). When the clock input is low, 5-10μA flows out of this pin. When the clock input is high, no current flows.

The frequency output is an open collector pull-down and is capable of sinking 10mA with a maximum voltage of 0.4 volts. This will drive 6 standard TTL inputs. The open collector pull up voltage can be as high as 36 volts above digital ground.

COMPONENT SELECTION

The AD652 integrating capacitor should be 0.02μF. If a large amount of normal mode interference is expected (more than 0.1 volts) and the clock frequency is less than 500kHz, an integrating capacitor of 0.1μF should be used. Mylar, polypropylene, or polystyrene capacitors should be used.

The open collector pull-up resistor should be chosen to give adequately fast rise times. At low clock frequencies (100kHz) larger resistor values (several kΩ) and slower rise times may be tolerated. However, at higher clock frequencies (1MHz) a lower value resistor should be used. The loading of the logic input which is being driven must also be taken into consideration. For example, if 2 standard TTL loads are to be driven then a 3.2mA current must be sunk, leaving 6.8mA for the pull-up resistor if the maximum low level voltage is to be maintained at 0.4 volts. A 680Ω resistor would thus be selected $((5-0.4)V/6.8mA) = 680Ω$.

The one-shot capacitor controls the pulse width of the frequency output. The pulse is initiated by the rising edge of the clock signal. The delay time between the rising edge of the clock and the falling edge of the frequency output is typically 200ns. The width of the pulse is 5ns/pF and the minimum width is about 200ns with pin 9 floating. If the one-shot period is accidentally chosen longer than the clock period, the width of the pulse will default to equal the clock period. The one-shot can be disabled by connecting pin 9 to +V_S (Figure 12); the output pulse width will then be equal to the clock period. The one-shot is activated (Figure 13) by connecting a capacitor from pin 9 to +V_S, -V_S, or Digital Ground(+V_S is preferred).




Figure 12. One Shot Disabled

Figure 13. One Shot Enabled

DIGITAL GROUND

Digital Ground can be at any potential between -V_S and (+V_S - 4 volts). This can be very useful in a system with derived grounds rather than stiff supplies. For example, in a small isolated power circuit, often only a single supply is generated and the "ground" is set by a divider tap. Such a ground cannot handle the large currents associated with digital signals. With the AD652

SVFC, it is possible to connect the DIG GND to $-V_S$ for a solid logic reference, as shown in Figure 14.




Figure 14. Digital GND at $-V_S$

SINGLE SUPPLY OPERATION

In addition to the Digital Ground being connected to $-V_S$, it is also possible to connect Analog Ground to $-V_S$ of the AD652. Hence, the device is truly operating from a single supply voltage that can range from +12V to +36V. This is shown in Figure 15 for a positive voltage input and Figure 16 for a negative voltage input.

In Figure 15, the comparator reference is used as a derived ground, and the input voltage is referred to this point as well as the op amp common mode (pin 6 is tied to pin 16). Since the input signal source must drive 0.5mA of full-scale signal current into pin 7, it must also draw the exact same current from the input reference potential. This current will thus be provided by the 5V reference.




Figure 15. Single Supply Positive Voltage Input

In the single supply operation mode, an external resistor, R_{PULLUP} , is necessary between the power supply, $+V_S$, and the 5V reference output. This resistor should be selected such that a current of approximately $500\mu A$ flows during operation. For example, with a power supply voltage of +15V, a $20k\Omega$ resistor would be selected $((15V - 5V)/500\mu A = 20k\Omega)$.

Figure 16 shows the negative voltage input configuration for use of the AD652 in the single supply mode. In this mode the signal source is driving the "+" input of the op amp which requires only 20nA (typical), rather than the 0.5mA required in the

positive input voltage configuration. The voltage at pin 6 may go as low as 4 volts above ground ($-V_S$, pin 8). Since the input reference is 5.0 volts above ground, this leaves a 1V window for the input signal. In order to drive the integrating capacitor with a 0.5mA full-scale current, it is necessary to provide an external $2k\Omega$ resistor. This results in a $2k\Omega$ resistor and a 1V input range. The external $2k\Omega$ resistor should be a low-TC metal-film type for lowest drift degradation.




Figure 16. Single Supply Negative Voltage Input

FREQUENCY-TO-VOLTAGE CONVERTER

The AD652 SVFC also works as a frequency-to-voltage converter. Figure 17 shows the connection diagram for F/V conversion. In this case the "-" input of the comparator is fed the input pulses. Either comparator input may be used so that an input pulse of either polarity may be applied to the F/V. In Figure 17 the "+" input is tied to a 1.2V reference and low level TTL pulses are used as the frequency input. The pulse must be low on the falling edge of the clock. On the subsequent rising edge the 1mA current source is switched to the integrator summing junction and ramps up the voltage at pin 4. Due to the action of the AND gate, the 1mA current is switched off after only one clock period. The average current delivered to the summing junction varies from 0 to 0.5mA; using the internal $20k\Omega$ resistor this results in a full-scale output voltage of 10V at pin 4.

The frequency response of the circuit is determined by the capacitor; the $-3dB$ frequency is simply the RC time constant. A tradeoff exists between ripple and response. If low ripple is desired, a large value capacitor must be used ($1\mu F$), if fast response is needed, a small capacitor is used ($1nF$ minimum).

The op amp can drive a $5k\Omega$ resistor load to 10V, using a 15V positive power supply. If a large load capacitance ($0.01\mu F$) must be driven, then it is necessary to isolate the load with a 50Ω resistor as shown. Since the 50Ω resistor is 0.25% of the full scale, and the specified gain error with the $20k\Omega$ resistor is $\pm 0.5\%$, this extra resistor will only increase the total gain error to +0.75% max.

The circuit shown is unipolar and only a 0 to +10V output is allowed. The integrator op amp is not a general purpose op amp, rather it has been optimized for simplicity and high speed. The most significant difference between this amplifier and a general purpose op amp is the lack of an integrator (or level shift) stage. Consequently, the voltage on the output (pin 4) must always be more positive than 1 volt below the inputs (pins 6 and 7). For example, in the F-to-V conversion mode, the noninverting input of the op amp (pin 6) is grounded which




Figure 17. Frequency-to-Voltage Converter

means that the output (pin 4) cannot go below -1 volt. Normal operation of the circuit as shown will never call for a negative voltage at the output.

A second difference between this op amp and a general purpose amplifier is that the output will only sink 1.5mA to the negative supply. The only pulldown other than the 1mA current used for voltage-to-frequency conversion is a 0.5mA source. The op amp will source a great deal of current from the positive supply, and it is internally protected by current limiting. The output of the op amp may be driven to within 4 volts of the positive supply when not sourcing external current. When sourcing 10mA, the output voltage may be driven to within 6 volts of the positive supply.

DECOUPLING AND GROUNDING

It is good engineering practice to use bypass capacitors on the supply-voltage pins and to insert small-valued resistors (10 to 100Ω) in the supply lines to provide a measure of decoupling between the various circuits in a system. Ceramic capacitors of 0.1μF to 1.0μF should be applied between the supply-voltage pins and analog signal ground for proper bypassing on the AD652.

In addition, a larger board level decoupling capacitor of 1μF to 10μF should be located relatively close to the AD652 on each power supply line. Such precautions are imperative in high resolution data acquisition applications where one expects to exploit the full linearity and dynamic range of the AD652.

Separate digital and analog grounds are provided on the AD652. The emitter of the open collector frequency output transistor and the clock input threshold only are returned to the digital ground. Only the 5V reference is connected to analog ground. The purpose of the two separate grounds is to allow isolation between the high precision analog signals and the digital section of the circuitry. Much noise can be tolerated on the digital ground without affecting the accuracy of the VFC. Such ground

noise is inevitable when switching the large currents associated with the frequency output signal.

At high full-scale frequencies, it is necessary to use a pull-up resistor of about 500Ω in order to get the rise time fast enough to provide well defined output pulses. This means that from a 5 volt logic supply, for example, the open collector output will draw 10mA. This much current being switched will cause ringing on long ground runs due to the self inductance of the wires. For instance, #20 gauge wire has an inductance of about 20nH per inch; a current of 10mA being switched in 50ns at the end of 12 inches of 20 gauge wire will produce a voltage spike of 50mV. The separate digital ground of the AD652 will easily handle these types of switching transients.

A problem will remain from interference caused by radiation of electro-magnetic energy from these fast transients. Typically, a voltage spike is produced by inductive switching transients; these spikes can capacitively couple into other sections of the circuit. Another problem is ringing of ground lines and power supply lines due to the distributed capacitance and inductance of the wires. Such ringing can also couple interference into sensitive analog circuits. The best solution to these problems is proper bypassing of the logic supply at the AD652 package. A 1μF to 10μF tantalum capacitor should be connected directly to the supply side of the pull-up resistor and to the digital ground, pin 12. The pull-up resistor should be connected directly to the frequency output, pin 11. The lead lengths on the bypass capacitor and the pull-up resistor should be as short as possible. The capacitor will supply (or absorb) the current transients, and large ac signals will flow in a physically small loop through the capacitor, pull-up resistor, and frequency output transistor. It is important that the loop be physically small for two reasons: first, there is less inductance if the wires are short, and second, the loop will not radiate RFI efficiently.

The digital ground (pin 12) should be separately connected to the power supply ground. Note that the leads to the digital power supply are only carrying dc current. There may be a dc ground drop due to the difference in currents returned on the analog and digital grounds. This will not cause a problem. These features greatly ease power distribution and ground management in large systems. Proper technique for grounding requires separate digital and analog ground returns to the power supply. Also, the signal ground must be referred directly to analog ground (pin 6) at the package. More information on proper grounding and reduction of interference can be found in reference 1.

FREQUENCY OUTPUT MULTIPLIER

The AD652 can serve as a frequency output multiplier when used in conjunction with a standard voltage-to-frequency converter. Figure 18 shows the low cost AD654 VFC being used as the clock input to the AD652. Also shown is a second AD652 in the F/V mode. The AD654 is set up to produce an output frequency of 0-500kHz for an input voltage (V_1) range of 0-10V. The use of R4, C1, and the XOR gate doubles this output frequency from 0-500kHz to 0-1MHz.

This 1MHz full-scale frequency is then used as the clock input to the AD652 SVFC. Since the AD652 full-scale output frequency is one-half the clock frequency, the 1MHz FS clock frequency establishes a 500kHz maximum output frequency for the AD652 when its input voltage (V_2) is +10V. The user thus has an output frequency range from 0-500kHz which is proportional to the product of V_1 and V_2 .

¹"Noise Reduction Techniques in Electronic Systems", by H.W. Ott, (John Wiley, 1976).

This can be shown in equation form, where f_C is the AD654 output frequency and f_{OUT} is the AD652 output frequency:

$$f_C = V_1 \frac{1\text{MHz}}{10\text{V}}$$

$$f_{OUT} = V_2 \left(\frac{f_C}{2} \right)$$

$$f_{OUT} = V_1 V_2 \left(\frac{1\text{MHz}}{2(10\text{V})(10\text{V})} \right)$$

$$f_{OUT} = V_1 \cdot V_2 \cdot 5\text{kHz/V}^2$$

The scope photo in Figure 19 shows V_1 and V_2 (top two traces) and the output of the F-V (bottom trace).




Figure 19. Multiplier Waveforms

SINGLE-LINE MULTIPLEXED DATA TRANSMISSION

It is often necessary to measure several different signals and relay the information to some remote location using a minimum amount of cable. Multiple AD652 SVFC devices may be used with a multiphase clock to combine these measurements for serial transmission and demultiplexing. Figure 20 shows a block diagram of a single-line multiplexed data transmission system with high noise immunity. Figures 21, 22 and 23 show the SVFC multiplexer, a representative means of data transmission, and an SVFC demultiplexer respectively.




Figure 18. Frequency Output Multiplier




Figure 20. Single Line Multiplexed Data Transmission Block Diagram




Figure 21. SVFC Multiplexer

Multiplexer

Figure 21 shows the SVFC multiplexer. The clock inputs for the several SVFC channels are generated by a TIM9904A four phase clock driver, and the frequency outputs are combined by strapping all the frequency output pins together (a "wire or" connection). The one-shot in the AD652 sets the pulse width of the frequency output pulses to be slightly shorter than one quarter of the clock period. Synchronization is achieved by applying one of the four available phases to a fixed TTL one-shot ('121) and combining the output with an external transistor. The width of this sync pulse is shorter than the width of the frequency output pulses to facilitate decoding the signal. The RC lag network on the input of the one-shot provides a slight delay between the rising edge of the clock and the sync pulse in order to match the 150ns delay of the AD652 between the rising edge of the clock and the output pulse.

Transmitter

The multiplex signal can be transmitted in any manner suitable to the task at hand. A pulse transformer or an opto-isolator can provide galvanic isolation; extremely high voltage isolation or transmission through severe RF environments can be accomplished with a fiber-optic link; telemetry can be accomplished with a radio link. The circuit shown in Figure 22 uses an EIA RS-422 standard for digital data transmission over a balanced line. Figure 24 shows the waveforms of the four clock phases and the multiplex output signal. Note that the sync pulse is present every clock cycle, but the data pulses are no more frequent than every other clock cycle since the maximum output frequency from the SVFC is half the clock frequency. The clock frequency used in this circuit is 819.2 kHz and will provide more than 16 bits of resolution if 100 millisecond gate time is allowed for counting pulses of the decoded output frequencies.




Figure 22. RS-422 Standard Data Transmission




Figure 23. SVFC Demultiplexers

SVFC Demultiplexer

The demultiplexer needed to separate the combined signals is shown in Figure 23. A phase locked loop drives another four phase clock chip to lock onto the reconstructed clock signal. The sync pulses are distinguished from the data pulses by their shorter duration. Each falling edge on the multiplex input signal triggers the one-shot, and at the end of this one-shot pulse the multiplex input signal is sampled by a D-type flip-flop. If the signal is high, then the pulse is short (a sync pulse) and the Q output of the D-flop goes low. The D-flop is cleared a short time (two gate delays) later, and the clock is reconstructed as a

stream of short, low-going pulses. If the Multiplex input is a data pulse, then when the D-flop samples at the end of the one-shot period, the signal will still be low and no pulse will appear at the reconstructed clock output. These waveforms are shown in Figure 25.

If it is desired to recover the individual frequency signals, then the multiplex input is sampled with a D-flop at the appropriate time as determined by the rising edge of the various phases generated by the clock chip. These frequency signals can be counted as a ratio relative to the reconstructed clock, so it is not even necessary for the transmitter to be crystal controlled as shown here.




Figure 24. Multiplexer Waveforms





Figure 25. Demultiplexer Waveforms



ϕ_2, ϕ_3, ϕ_4 ARE PINS 15, 7, 6 OF TIM9904A FROM DEMUX FIGURE 23

Figure 26. Demultiplexer Frequency-to-Voltage Conversion

Analog Signal Reconstruction

If it is desired to reconstruct the analog voltages from the multiplex signal, then three more AD652 SVFC devices are used as frequency-to-voltage converters, as shown in Figure 26. The comparator inputs of all the devices are strapped together, and the “+” inputs are held at a 1.2 volt TTL threshold, while the “-” inputs are driven by the multiplex input. The three clock inputs are driven by the ϕ outputs of the clock chip. Remember that data at the comparator input of the SVFC is loaded on the falling edge of the clock signal and shifted out on the next rising edge. Note that the frequency signals for each data channel are available at the frequency output pin of each FVC.

ISOLATED FRONT END

In some applications it may be necessary to have complete galvanic isolation between the analog signals being measured and the digital portions of the circuit. The circuit shown in Figure 27 runs off a single 5 volt power supply and provides a self-contained,

completely isolated analog measurement system. The power for the AD652 SVFC is provided by a chopper and a transformer, and is regulated to ± 15 volts.

Both the chopper frequency and the AD652 clock frequency are 125kHz, with the clock signal being relayed to the SVFC through the transformer. The frequency output signal is relayed through an opto-isolator and latched into a D-flop. The chopper frequency is generated from an AD654 VFC and is frequency divided by two to develop differential drive for the chopper transistors, and to ensure an accurate 50 percent duty cycle. The pull-up resistors on the D-flop outputs provide a well defined high level voltage to the choppers to equalize the drive in each direction. The 10 μ H inductor in the +5V lead of the transformer primary is necessary to equalize any residual imbalance in the drive on each half-cycle and thus prevent saturation of the core. The capacitor across the primary resonates the system so that under light loading conditions on the secondary the wave shape will be




Figure 27. Isolated Synchronous VFC

sinusoidal and the clock frequency will be relayed to the SVFC. To adjust the chopper frequency, disconnect any load on the secondary and tune the AD654 for a minimum in the supply current drawn from the 5 volt supply.

A-TO-D CONVERSION

In performing an A-to-D conversion, the output pulses of a VFC are counted for a fixed gate interval. To achieve maximum performance with the AD652, the fixed gate interval should be generated using a multiple of the SVFC clock input. Counting in this manner will eliminate any errors due to the clock (whether it be jitter, drift with time or temperature, etc.) since it is the ratio of the clock and output frequencies that is being measured.

The resolution of the A-to-D conversion measurement is determined by the clock frequency and the gate time. If, for instance, a resolution of 12 bits is desired and the clock frequency is 1MHz (resulting in an AD652 FS frequency of 500kHz) the gate time will be:

$$\left(\frac{FS \text{ Freq}}{N}\right)^{-1} = \left(\frac{1 \text{ Clock Freq}}{2}\right)^{-1} = \left(\frac{1\text{MHz}}{2(4096)}\right)^{-1}$$

$$= \frac{8192}{1 \times 10^6} \text{ sec} = 8.192\text{ms} \quad \text{Where } N \text{ is the total number of codes for a given resolution.}$$

Figure 28 shows the AD652 SVFC as an A-to-D converter in block diagram form.




Figure 28. Block Diagram of SVFC A-to-D Converter

To provide the ÷ 2N block a single chip counter such as the 4020B can be used. The 4020B is a 14-stage binary ripple counter which has a clock and master reset for inputs, and buffered outputs from the first stage and the last eleven stages. The output of the first stage is $f_{\text{CLOCK}} \div 2^1 = f_{\text{CLOCK}}/2$, while the output of the last stage is $f_{\text{CLOCK}} \div 2^{14} = f_{\text{CLOCK}}/16384$. Hence using this single chip counter as the ÷ 2N block, 13-bit resolution can be achieved. Higher resolution can be achieved by cascading D-type flip-flops or another 4020B with the counter.

Table I shows the relationship between clock frequency and gate time for various degrees of resolution. Note that if the

Resolution	N	Clock	Conversion or Gate Time	Typ Lin	Comments
12 Bits	4096	81.92kHz	100ms	0.002%	50, 60, 400Hz NMR
12 Bits	4096	2MHz	4.096ms	0.01%	
12 Bits	4096	4MHz	2.048ms	0.02%	
4 Digits	10000	200kHz	100ms	0.002%	50, 60, 400Hz NMR
14 Bits	16384	327.68kHz	100ms	0.002%	50, 60, 400Hz NMR
14 Bits	16384	1.966MHz	16.66ms	0.01%	60Hz NMR
14 Bits	16384	1.638MHz	20ms	0.01%	50Hz NMR
4 1/2 Digits	20000	400kHz	100ms	0.002%	50, 60, 400Hz NMR
16 Bits	65536	655.36kHz	200ms	0.002%	50, 60, 400Hz NMR
16 Bits	65536	4MHz	32.77ms	0.02%	

Table I.

variables are chosen such that the gate times are multiples of 50, 60 or 400Hz, normal-mode rejection (NMR) of those line frequencies will occur.

DELTA MODULATOR

The circuit of Figure 29 shows the AD652 configured as a delta modulator. A reference voltage is applied to the input of the integrator (pin 7), which sets the steady state output frequency at one-half of the AD652 full-scale frequency (1/4 of the clock frequency). As a 0 to 10V input signal is applied to the comparator (pin 15), the output of the integrator attempts to track this signal. For an input in an idling condition (dc) the output frequency will be one-half full scale. For positive going signals the output frequency will be between one-half full scale and full scale, and for negative going signals the output frequency will be between zero and one-half full scale. The output frequency will correspond to the slope of the comparator input signal.




Figure 29. Delta Modulator

Since the output frequency corresponds to the slope of the input signal, the delta modulator acts as a differentiator. A delta modulator is thus a direct way of finding the derivative of a signal. This is useful in systems where, for example, a signal corresponding to velocity exists and it is desired to determine acceleration.

Figure 30 is a scope photo showing a 20kHz, 0 to 10V sine wave used as the input to the comparator and its ramp-wise approximation at the integrator output. The clock frequency used as 2MHz and the integrating capacitor was 360pF. Figure 31 shows the same input signal and its ramp-wise approximation, along with the output frequency corresponding to the derivative of the input signal. In this case the clock frequency was 850kHz.




Figure 30. Delta Modulator Input Signal and Ramp-Wise Approximation




Figure 31. Delta Modulator Input Signal, Ramp-Wise Approximation and Output Frequency

The choice of an integrating capacitor is primarily dictated by the input signal bandwidth. Figure 32 shows this relationship. It should be noted that as the value of C_{INT} is lowered, the ramp size of the integrator approximation becomes larger. This can be compensated for by increasing the clock frequency. The effect of the clock frequency on the ramp size is demonstrated in Figures 30 and 31.




Figure 32. Maximum Integrating Cap Value vs. Input Signal Bandwidth




Figure 33. Bridge Transducer Interface

BRIDGE TRANSDUCER INTERFACE

The circuit of Figure 33 illustrates a simple interface between the AD652 and a bridge-type transducer. The AD652 is an ideal choice because its buffered 5 volt reference can be used as the bridge excitation thereby ratiometrically eliminating the gain drift related errors. This reference will provide a minimum of 10mA of external current, which is adequate for bridge resistance of 600Ω and above. If, for example, the bridge resistance is 120Ω or 350Ω, an external pull-up resistor (R_{PU}) is required and can be calculated using the formula:

$$R_{PU} (\text{max}) = \frac{+V_S - 5V}{\frac{5V}{R_{BRIDGE}} - 10\text{mA}}$$

An instrumentation amplifier is used to condition the bridge signal before presenting it to the SVFC. The AD625, with its high CMRR, minimizes common-mode errors and also can be set to arbitrary gains between 1 and 10,000 via three resistors, simplifying the scaling for the AD652's calibrated 10 volt input range. These resistors should be selected such that the following equation holds:

$$10V = V_{BRIDGE} \left(\frac{2R_F}{R_G} + 1 \right)$$

where $10k\Omega \leq R_F \leq 20k\Omega$, and V_{BRIDGE} is the maximum output voltage of the bridge.

The bridge output may be unipolar, as is the case for most pressure transducers, or it may be bipolar as in some strain measurements. If the signal is unipolar, the reference input of the AD625 (pin 7) is simply grounded. If the bridge has a bipolar output, however, the AD652 reference can be tied to pin 7, thereby converting a ± 5 volt signal (after gain) into a 0 to +10 volt input for the SVFC.

FEATURES

Low Cost

Single or Dual Supply, 5 to 36 Volts, $\pm 5V$ to $\pm 18V$

Full Scale Frequency Up to 500kHz

Minimum Number of External Components Needed

Versatile Input Amplifier

Positive or Negative Voltage Modes


Negative Current Mode

High Input Impedance, Low Drift

Low Power: 2.0mA Quiescent Current

Low Offset: 1mV

AD654 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD654 is a monolithic V/F converter consisting of an input amplifier, a precision oscillator system, and a high current output stage. A single RC network is all that is required to set up any full scale (F.S.) frequency up to 500kHz and any F.S. input voltage up to $\pm 30V$. Linearity error is only 0.03% for a 250kHz F.S., and operation is guaranteed over an 80dB dynamic range. The overall temperature coefficient (excluding the effects of external components) is typically $\pm 50\text{ppm}/^\circ\text{C}$. The AD654 operates from a single supply of 5 to 36V and consumes only 2.0mA quiescent current.

The low drift ($4\mu\text{V}/^\circ\text{C}$ typ) input amplifier allows operation directly from small signals such as thermocouples or strain gauges while offering a high ($250M\Omega$) input resistance. Unlike most V/F converters, the AD654 provides a square-wave output, and can drive up to 12 TTL loads, opto-couplers, long cables, or similar loads.

PRODUCT HIGHLIGHTS

1. Packaged in both an 8-pin mini-DIP and an 8-pin SOIC package, the AD654 is a complete V/F converter requiring only an RC timing network to set the desired full scale frequency and a selectable pull-up resistor for the open-collector output stage. Any full scale input voltage range from 100mV to 10 volts (or greater, depending on $+V_S$) can be accommodated by proper selection of the timing resistor. The full scale frequency is then set by the timing capacitor from the simple relationship, $f = V/10RC$.

2. A minimum number of low cost external components are necessary. A single RC network is all that is required to set up any full scale frequency up to 500kHz and any full scale input voltage up to $\pm 30V$.

3. Plastic packaging allows low cost implementation of the standard VFC applications: A/D conversion, isolated signal transmission, F/V conversion, phase-locked loops, and tuning switched-capacitor filters.

4. Power supply requirements are minimal; only 2.0mA of quiescent current is drawn from the single positive supply from 4.5 to 36 volts. In this mode, positive inputs can vary from 0 volts (ground) to $(+V_S - 4)$ volts. Negative inputs can easily be connected for below ground operation.

5. The versatile open-collector output stage can sink more than 10mA with a saturation voltage less than 0.4 volts. The Logic Common terminal can be connected to any level between ground (or $-V_S$) and 4 volts below $+V_S$. This allows easy direct interface to any logic family with either positive or negative logic levels.

SPECIFICATIONS (@ +25°C and V_S (total) = 5 to 16.5V, unless otherwise specified. All testing done @ 5V).

Model	AD654JN/JR			Units
	Min	Typ	Max	
CURRENT-TO-FREQUENCY CONVERTER				
Frequency Range	0		500	kHz
Nonlinearity ¹				
$f_{\max} = 250\text{kHz}$		0.03	0.1	%
$f_{\max} = 500\text{kHz}$		0.20	0.4	%
Full Scale Calibration Error				
$C = 390\text{pF}$, $I_{\text{IN}} = 1.000\text{mA}$	-10		10	%
vs. Supply ($f_{\max} \leq 250\text{kHz}$)				
$V_S = +4.75$ to $+5.25\text{V}$		0.20	0.40	%/V
$V_S = +5.25$ to $+16.5\text{V}$		0.05	0.10	%/V
vs. Temp (0 to 70°C)		50		ppm/°C
ANALOG INPUT AMPLIFIER (Voltage-to-Current Converter)				
Voltage Input Range				
Single Supply	0		($+V_S - 4$)	V
Dual Supply	$-V_S$		($+V_S - 4$)	V
Input Bias Current (Either Input)		30	50	nA
Input Offset Current		5		nA
Input Resistance (Non-Inverting)		250		MΩ
Input Offset Voltage		0.5	1.0	mV
vs. Supply				
$V_S = +4.75$ to $+5.25\text{V}$		0.1	0.25	mV/V
$V_S = +5.25$ to $+16.5\text{V}$		0.01	0.1	mV/V
vs. Temp (0 to 70°C)		4		μV/°C
OUTPUT INTERFACE (Open Collector Output) (Symmetrical Square Wave)				
Output Sink Current in Logic "0" ²				
$V_{\text{OUT}} = 0.4\text{V max}$, 25°C	10	20		mA
$V_{\text{OUT}} = 0.4\text{V max}$, 0 to 70°C	5	10		mA
Output Leakage Current in Logic "1" ³				
0 to 70°C		10	100	nA
		50	500	nA
Logic Common Level Range	$-V_S$		($+V_S - 4$)	V
Rise/Fall Times ($C_T = 0.01\mu\text{F}$)				
$I_{\text{IN}} = 1\text{mA}$		0.2		μs
$I_{\text{IN}} = 1\mu\text{A}$		1		μs
POWER SUPPLY				
Voltage, Rated Performance	4.5		16.5	V
Voltage, Operating Range				
Single Supply	4.5		36	V
Dual Supply	±5		±18	V
Quiescent Current				
V_S (Total) = 5V		1.5	2.5	mA
V_S (Total) = 30V		2.0	3.0	mA
TEMPERATURE RANGE				
Rated Performance	0		70	°C
Operating Range	-40		85	°C
PACKAGE OPTIONS³				
SOIC (R-8)		AD654JR		
Plastic DIP (N-8)		AD654JN		

NOTES

¹At $f_{\max} = 250\text{kHz}$; $R_T = 1\text{k}\Omega$, $C_T = 390\text{pF}$, $I_{\text{IN}} = 0-1\text{mA}$.

$f_{\max} = 500\text{kHz}$; $R_T = 1\text{k}\Omega$, $C_T = 200\text{pF}$, $I_{\text{IN}} = 0-1\text{mA}$.

²The sink current is the amount of current that can flow into Pin 1 of the AD654 while maintaining a maximum voltage of 0.4V between Pin 1 and Logic Common.

³See Section 13 for package outline information.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage $+V_S$ to $-V_S$	36V
Maximum Input Voltage (Pins 3, 4) to $-V_S$	-300mV to $+V_S$

Maximum Output Current

Instantaneous	50mA
Sustained	25mA
Logic Common to $-V_S$	-500mV to $(+V_S - 4)$
Storage Temperature Range	-65°C to +150°C

CIRCUIT OPERATION

The AD654's block diagram appears in Figure 1. A versatile operational amplifier serves as the input stage; its purpose is to convert and scale the input voltage signal to a drive current in the NPN follower. Optimum performance is achieved when, at the full scale input voltage, a 1mA drive current is delivered to the current-to-frequency converter (an astable multivibrator). The drive current provides both the bias levels and the charging current to the externally connected timing capacitor. This "adaptive" bias scheme allows the oscillator to provide low nonlinearity over the entire current input range of 100nA to 2mA. The square wave oscillator output goes to the output driver which provides a floating base drive to the NPN power transistor. This floating drive allows the logic interface to be referenced to a level other than $-V_S$.

rejection degrades as the input exceeds $(+V_S - 3.75V)$ and at $(+V_S - 3.5V)$ the output frequency goes to zero.

As indicated by the scaling relationship in Figure 1, a 0.01 μ F timing capacitor will give a 10kHz full scale frequency, and 0.001 μ F will give 100kHz with a 1mA drive current. Good V/F linearity requires the use of a capacitor with low dielectric absorption (DA), while the most stable operation over temperature calls for a component having a small tempco. Polystyrene, polypropylene, or Teflon* capacitors are preferred for tempco and dielectric absorption; other types will degrade linearity. The capacitor should be wired very close to the AD654. In Figure 1, Schottky diode CR1 (MBD101) prevents logic common from dropping more than 500mV below $-V_S$. This diode is not required if $-V_S$ is equal to logic common.

4




Figure 1. Standard V-F Connection for Positive Input Voltages

V/F CONNECTION FOR POSITIVE INPUT VOLTAGES

In the connection scheme of Figure 1, the input amplifier presents a very high (250M Ω) impedance to the input voltage, which is converted into the proper drive current by the scaling resistors at pin 3. Resistors R1 and R2 are selected to provide a 1mA full scale current with enough trim range to accommodate the AD654's 10% FS error and the components' tolerances. Full scale currents other than 1mA can be chosen, but linearity will be reduced; 2mA is the maximum allowable drive. The AD654's positive input voltage range spans from $-V_S$ (ground in single supply operation) to four volts below the positive supply. Power supply

*Teflon is a trademark of E. I. Du Pont de Nemours & Co.

V/F CONNECTIONS FOR NEGATIVE INPUT VOLTAGE OR CURRENT

The AD654 can accommodate a wide range of negative input voltages with proper selection of the scaling resistor, as indicated in Figure 2. This connection, unlike the buffered positive connection, is not high impedance because the signal source must supply the 1mA F.S. drive current. However, large negative voltages beyond the supply can be handled easily by modifying the scaling resistors appropriately. If the input is a true current source, R1 and R2 are not used. Again, diode CR1 prevents latch-up by insuring Logic Common does not drop more than 500mV below $-V_S$. The clamp diode (MBD101) protects the AD654 input from "below $-V_S$ " inputs.




Figure 2. V-F Connections for Negative Input Voltages or Current

OFFSET CALIBRATION

In theory, two adjustments calibrate a V/F: scale and offset. In practice, most applications find the AD654's 1mV max voltage offset sufficiently low to forgo offset calibration. However, the input amplifier's 30nA (typ) bias currents will generate an offset due to the difference in DC source resistance between the input terminals. This offset can be substantial for large values of $R_T = R_1 + R_2$ and will vary as the bias currents drift over temperature. Therefore, to maintain the AD654's low offset, the application may require balancing the DC source resistances at the inputs (pins 3 and 4).

For positive inputs, this is accomplished by adding a compensation resistor nominally equal to R_T in series with the input as shown in Figure 3a. This limits the offset to the product of the 30nA bias current and the mismatch between the source resistance R_T and R_{COMP} . A second, smaller offset arises from the inputs' 5nA offset current flowing through the source resistance R_T or R_{COMP} . For negative input voltage and current connections, the compensation resistor is added at pin 4 as shown in Figure 3b in lieu of grounding the pin directly. For both positive and negative inputs, the use of R_{COMP} may lead to noise coupling at pin 4 and should therefore be bypassed for lowest noise operation.




Figure 3a. Bias Current Compensation - Positive Inputs




Figure 3b. Bias Current Compensation - Negative Inputs

If the AD654's 1mV offset voltage must be trimmed, the trim must be performed external to the device. Figure 3c shows an optional connection for positive inputs in which R_{OFF1} and R_{OFF2} add a variable resistance in series with R_T . A variable source of $\pm 0.6V$ applied to R_{OFF1} then adjusts the offset $\pm 1mV$. Similarly, a $\pm 0.6V$ variable source is applied to R_{OFF} in Figure 3d to trim offset for negative inputs. The $\pm 0.6V$ bipolar source could simply be an AD589 reference connected as shown in Figure 3e.




Figure 3c. Offset Trim Positive Input (10V FS)




Figure 3d. Offset Trim Negative Input (-10V FS)




Figure 3e. Offset Trim Bias Network

FULL SCALE CALIBRATION

Full scale trim is the calibration of the circuit to produce the desired output frequency with a full scale input applied. In most cases this is accomplished by adjusting the scaling resistor R_T . Precise calibration of the AD654 requires the use of an accurate voltage standard set to the desired FS value and an accurate frequency meter. A scope is handy for monitoring output waveshape. Verification of converter linearity requires the use of a switchable voltage source or DAC having a linearity error below $\pm 0.005\%$, and the use of long measurement intervals to minimize count uncertainties. Since each AD654 is factory tested for linearity, it is unnecessary for the end-user to perform this tedious and time consuming test on a routine basis.

Sufficient FS calibration trim range must be provided to accommodate the worst-case sum of all major scaling errors. This includes the AD654's 10% full scale error, the tolerance of the fixed scaling resistor, and the tolerance of the timing capacitor. Therefore, with a resistor tolerance of 1% and a capacitor tolerance of 5%, the fixed part of the scaling resistor should be a maximum of 84% of nominal, with the variable portion selected to allow 116% of the nominal.

If the input is in the form of a negative current source, the scaling resistor is no longer required, eliminating the capability of trimming FS frequency in this fashion. Since it is usually not practical to smoothly vary the capacitance for trimming purposes, an alternative scheme such as the one shown in Figure 4 is needed. Designed for a FS of 1mA, this circuit divides the input into two current paths. One path is through the 100 Ω




Figure 4. Current Source FS Trim

resistor R1, and flowing into pin 3; it constitutes the signal current I_T to be converted. The second path, through another 100Ω resistor R2, carries the same nominal current. Two equal valued resistors offer the best overall stability, and should be either 1% discrete film units, or a pair from a common array.

Since the 1mA FS input current is divided into two 500μA legs (one to ground and one to pin 3), the total input signal current (I_S) is divided by a factor of two in this network. To achieve the same conversion scale factor, C_T must be reduced by a factor of two. This results in a transfer unique to this hookup:

$$f = \frac{I_S}{(20V) C_T}$$

For calibration purposes, resistors R3 and R4 are added to the network, allowing a $\pm 15\%$ trim of scale factor with the values shown. By varying R4's value the trim range can be modified to accommodate wider tolerance components or perhaps the calibration tolerance on a current output transducer such as the AD592 temperature sensor. Although the values of R1 – R4 shown are valid for 1mA FS signals only, they can be scaled upward proportionately for lower FS currents. For instance, they should be increased by a factor of ten for a FS current of 100μA.

In addition to the offsets generated by the input amplifier's bias and offset currents, an offset voltage induced parasitic current arises from the current fork input network. These effects are minimized by using the bias current compensation resistor R_{OFF} and offset trim scheme shown in Figure 3c.

Although device warmup drifts are small, it is good practice to allow the devices operating environment to stabilize before trim, and insure the supply, source and load are appropriate. If provision is made to trim offset, begin by setting the input to 1/10,000 of full scale. Adjust the offset pot until the output is 1/10,000 of full scale (for example, 25Hz for a FS of 250kHz). This is most easily accomplished using a frequency meter connected to the output. The FS input should then be applied and the gain pot should be adjusted until the desired FS frequency is indicated.

INPUT PROTECTION

The AD654 was designed to be used with a minimum of additional hardware. However, the successful application of a precision IC involves a good understanding of possible pitfalls and the use of suitable precautions. Thus $+V_{IN}$ and R_T pins should not be driven more than 300mV below $-V_S$. Likewise, Logic Common should not drop more than 500mV below $-V_S$. This would cause internal junctions to conduct, possibly damaging the IC. In addition to the diode shown in Figures 1 and 2 protecting Logic Common, a second Schottky diode (MBD101) can protect the AD654's inputs from "below $-V_S$ " inputs as shown in Figure 5. It is also desirable not to drive $+V_{IN}$ and R_T above $+V_S$. In operation, the converter will exhibit a zero output for inputs above $(+V_S - 3.5V)$. Also, control currents above 2mA will increase nonlinearity.

The AD654's 80dB dynamic range guarantees operation from a control current of 1mA (nominal FS) down to 100nA (equivalent to 1mV to 10V FS). Below 100nA improper operation of the oscillator may result, causing a false indication of input amplitude. In many cases this might be due to short-lived noise spikes which become added to input. For example, when scaled to accept an FS input of 1V, the -80 dB level is only 100μV, so when the mean input is only 60dB below FS (1mV), noise spikes




Figure 5. Input Protection

of 0.9mV are sufficient to cause momentary malfunction.

This effect can be minimized by using a simple low-pass filter ahead of the converter or a guard ring around the R_T pin. The filter can be assembled using the bias current compensation resistor discussed in the previous section. For an FS of 10kHz, a single-pole filter with a time constant of 100ms will be suitable, but the optimum configuration will depend on the application and the type of signal processing. Noise spikes are only likely to be a cause of error when the input current remains near its minimum value for long periods of time; above 100nA full integration of additive input noise occurs. Like the inputs, the capacitor terminals are sensitive to interference from other signals. The timing capacitor should be located as close as possible to the AD654 to minimize signal pickup in the leads. In some cases, guard rings or shielding may be required.

DECOUPLING

It is good engineering practice to use bypass capacitors on the supply-voltage pins and to insert small-valued resistors (10 to 100Ω) in the supply lines to provide a measure of decoupling between the various circuits in the system. Ceramic capacitors of 0.1μF to 1.0μF should be applied between the supply-voltage pins and analog signal ground for proper bypassing on the AD654. A proper ground scheme appears in Figure 6.




Figure 6. Proper Ground Scheme

OUTPUT INTERFACING CONSIDERATIONS

The output stage's design allows easy interfacing to all digital logic families. The output NPN transistor's emitter and collector are both uncommitted. The emitter can be tied to any voltage between $-V_S$ and 4 volts below $+V_S$, and the open collector can be pulled up to a voltage 36 volts above the emitter regardless of $+V_S$. The high power output stage can sink over 10mA at a maximum saturation voltage of 0.4V. The stage limits the output current at 25mA and can handle this limit indefinitely without damaging the device.

NONLINEARITY SPECIFICATION

The preferred method of specifying nonlinearity error is in terms of maximum deviation from the ideal relationship after calibrating the converter at full scale. This error will vary with the full scale frequency and the mode of operation. The AD654 operates best at a 250kHz full scale frequency with a negative voltage input; the linearity is typically within 0.03%. Operating at higher frequencies or with positive inputs will degrade the linearity as indicated in the Specifications Table. The shape of typical linearity plot is given in Figure 7.




Figure 7. Typical Nonlinearities at Different Full-Scale Frequencies

TWO-WIRE TEMPERATURE-TO-FREQUENCY CONVERSION

Figure 8 shows the AD654 in a two-wire temperature-to-frequency conversion scheme. The twisted pair transmission line serves the dual purpose of supplying power to the device and also carrying frequency data in the form of current modulation.




Figure 8. Two-Wire Temperature-to-Frequency Converter

The positive supply line is fed to the remote V/F through a 140Ω resistor. This resistor is selected such that the quiescent current of the AD654 will cause less than one V_{BE} to be dropped. As the V/F oscillates, additional switched current is drawn through R_L when pin 1 goes low. The peak level of this additional current causes Q1 to saturate, and thus regenerates the AD654's output square wave at the collector. The supply voltage to the AD654 then consists of a DC level, less the resistive line drop, plus a one V_{BE} p-p square wave at the output frequency of the AD654. This ripple is reduced by the diode/capacitor combination.

To set up the receiver circuit for a given voltage, the R_S and R_L resistances are selected as shown in Table I. CMOS logic gates can be driven directly from the collector of Q1, and a single TTL load can be driven from the junction of R5 and R6.

+V _S	R _S	R _L
10V	270Ω	1.8k
15V	680Ω	2.7k

Table I.

(+V _S)	R1	R2	R3	R4	R5	
K	10V	—	—	100k	127k	F = 10Hz/K
	15V	—	—	100k	127k	
°C	10V	6.49k	4.02k	1k	95.3k	F = 10Hz/°C
	15V	12.7k	4.02k	1k	78.7k	
°F	10V	6.49k	4.42k	1k	154k	F = 5.55Hz/°F
	15V	12.7k	4.42k	1k	105k	

Table II.

At the V/F end, the AD592C temperature transducer is interfaced with the AD654 in such a manner that the AD654 output frequency is proportional to temperature. The output frequency can be scaled and offset from K to °C or °F using the resistor values shown in Table II. Since temperature is the parameter of interest, an NPO ceramic capacitor is used as the timing capacitor for low V/F TC.

When scaling per K, resistors R1 – R3 and the AD589 voltage reference are not used. The AD592 produces a 1μA/K current output which drives pin 3 of the AD654. With the timing capacitor of 0.01μF this produces an output frequency scaled to 10Hz/K. When scaling per °C and °F, the AD589 and resistors R1 – R3 offset the drive current at pin 3 by 273.2μA for scaling per °C and 255.42μA for scaling per °F. This will result in frequencies scaled at 10Hz/°C and 5.55Hz/°F, respectively.

OPTOISOLATOR COUPLING

A popular method of isolated signal coupling is via optoelectronic isolators, or optocouplers. In this type of device, the signal is coupled from an input LED to an output photo-transistor, with light as the connecting medium. This technique allows DC to be transmitted, is extremely useful in overcoming ground loop problems between equipment, and is applicable over a wide range of speeds and power.

Figure 9 shows a general purpose isolated V/F circuit using a low cost 4N37 optoisolator. A +5V power supply is assumed for both the isolated (+5V isolated) and local (+5V local) supplies. The input LED of the isolator is driven from the collector output of the AD654, with a 9mA current level established by R1 for high speed, as well as for a 100% current transfer ratio.




Figure 9. Optoisolator Interface

At the receiver side, the output transistor is operated in the photo-transistor mode; that is with the base lead (pin 6) open. This allows the highest possible output current. For reasonable speed in this mode, it is imperative that the load impedance be as low as possible. This is provided by the single transistor stage current-to-voltage converter, which has a dynamic load impedance of less than 10 ohms and interfaces with TTL at the output.

USING A STAND-ALONE FREQUENCY COUNTER/LED DISPLAY DRIVER FOR VOLTMETER APPLICATIONS

Figure 10 shows the AD654 used with a stand-alone frequency counter/LED display driver. With $C_T = 1000\text{pF}$ and $R_T = 1\text{k}\Omega$ the AD654 produces an FS frequency of 100kHz when $V_{IN} = +1\text{V}$. This signal is fed into the ICM7226A, a universal counter system that drives common anode LED's. With the FUNCTION pin tied to D1 through a 10k Ω resistor the ICM7226A counts the frequency of the signal at A_{IN} . This count period is selected by the user and can be 10ms, 100ms, 1s, or 10 seconds, as shown on pin 21. The longer the period selected, the more resolution the count will have. The ICM7226A then displays the frequency on the LED's, driving them directly as shown. Refreshing of the LED's is handled automatically by the ICM7226A. The entire circuit operates on a single +5V supply and gives a meter with 3, 4, or 5 digit resolution.




Figure 10. AD654 With Stand-Alone Frequency Counter/LED Display Driver

Longer count periods not only result in the count having more resolution, they also serve as an integration of noisy analog signals. For example, a normal-mode 60Hz sine wave riding on the input of the AD654 will result in the output frequency increasing on the positive half of the sine wave and decreasing on the negative half of the sine wave. This effect is cancelled by selecting a count period equal to an integral number of noise signal periods. A 100ms count period is effective because it not only has an integral number of 60Hz cycles (6), it also has an

integral number of 50Hz cycles (5). This is also true of the 1 second and 10 second count period.

AD654-BASED ANALOG-TO-DIGITAL CONVERSION USING A SINGLE CHIP MICROCOMPUTER

The AD654 can serve as an analog-to-digital converter when used with a single component microcomputer that has an interval timer/event counter such as the 8048. Figure 11 shows the AD654, with a full scale input voltage of +1V and a full scale output frequency of 100kHz, connected to the timer/counter input pin T1 of the 8048. Such a system can also operate on a single +5V supply.

The 8748 counter is negative edge triggered; after the STRT CNT instruction is executed subsequent high to low transitions on T1 increment the counter. The maximum rate at which the counter may be incremented is once per three instruction cycles; using a 6MHz crystal, this corresponds to once every 7.5 μs , or a maximum frequency of 133kHz. Because the counter overflows every 256 counts (8 bits), the timer interrupt is enabled. Each overflow then causes a jump to a subroutine where a register is incremented. After the STOP TCNT instruction is executed, the number of overflows that have occurred will be the number in this register. The number in this register multiplied by 256 plus the number in the counter will be the total number of negative edges counted during the count period. The count period is handled simply by decrementing a register the number of times necessary to correspond to the desired count time. After the register has been decremented the required number of times, the STOP TCNT instruction is executed.




Figure 11. AD654 VFC as an ADC

The total number of negative edges counted during the count period is proportional to the input voltage. For example, if a 1V full-scale input voltage produces a 100kHz signal and the count period is 100ms, then the total count will be 10,000. Scaling from this maximum is then used to determine the input voltage, i.e., a count of 5000 corresponds to an input voltage of 0.5V. As with the ICM7226, longer count times result in counts having more resolution; and they result in the integration of noisy analog signals.

FREQUENCY DOUBLING

Since the AD654's output is a square-wave rather than a pulse train, information about the input signal is carried on both halves of the output waveform. The circuit in Figure 12 converts the output into a pulse train, effectively doubling the output frequency, while preserving the better low frequency linearity of the AD654. This circuit also accommodates an input voltage that is greater than the AD654 supply voltage.




Figure 12. Frequency Doubler

Resistors R1 – R3 are used to scale the 0 to +10V input voltage down to 0 to +1V as seen at pin 4 of the AD654. Recall that V_{IN} must be less than $V_{SUPPLY} - 4V$, or in this case less than 1V. The timing resistor and capacitor are selected such that this 0 to +1V signal seen at pin 4 results in a 0 to 200kHz output frequency.

The use of R4, C1 and the XOR gate doubles this 200kHz output frequency to 400kHz. The AD654 output transistor is basically used as a switch, switching capacitor C1 between a charging mode and a discharging mode of operation. The voltages seen at the input of the 74LS86 are shown in the waveform diagram. Due to the difference in the charge and discharge time constants, the output pulse widths of the 74LS86 are not equal. The output pulse is wider when the capacitor is charging due to its longer rise time than fall time. The pulses should therefore be counted on their rising, rather than falling, edges.

OPERATION AT HIGHER OUTPUT FREQUENCIES

Operation of the AD654 via the conventional output (pins 1 and 2) is speed limited to approximately 500kHz for reasons of

TTL logic compatibility. Although the output stage may become speed limited, the multivibrator core itself is able to oscillate to 1MHz or more. The designer may take advantage of this feature in order to operate the device at frequencies in excess of 500kHz.

Figure 13 illustrates this with a circuit offering 2MHz full scale. In this circuit the AD654 is operated at a full scale (FS) of 1mA, with a C_T of 100pF. This achieves a basic device FS frequency of 1MHz across C_T . The P channel JFETs, Q1 and Q2, buffer the differential timing capacitor waveforms to a low impedance level where the push-pull signal is then AC coupled to the high speed comparator A2. Hysteresis is used, via R7, for non-ambiguous switching and to eliminate the oscillations which would otherwise occur at low frequencies.

The net result of this is a very high-speed circuit which does not compromise the AD654 dynamic range. This is a result of the FET buffers typically having only a few pA of bias current. The high end dynamic range is limited, however, by parasitic package and layout capacitances in shunt with C_T , as well as those from each node to AC ground. Minimizing the lead length between A2-6/A2-7 and Q1/Q2 in PC layout will help. A ground plane will also help stability. Figure 14 shows the waveforms V1 – V4 found at the respective points shown in Figure 13.




Figure 14. Waveforms of 2MHz Frequency Doubler

The output of the comparator is a complementary square wave at 1MHz FS. Unlike pulse train output V/F converters, each half-cycle of the AD654 output conveys information about the input. Thus it is possible to count edges, rather than full cycles of the output, and double the effective output frequency. The XOR gate following A2 acts as an edge detector producing a short pulse for each input state transition. This effectively doubles the V/F FS frequency to 2MHz. The final result is a 1V full scale input V/F with a 2MHz full-scale output capability; typical nonlinearity is 0.5%.




Figure 13. 2MHz, Frequency Doubling V/F

FEATURES

High Linearity

±0.01% max at 10kHz FS

±0.05% max at 100kHz FS

±0.2% max at 500kHz FS

Output TTL/CMOS Compatible

V/F or F/V Conversion

6 Decade Dynamic Range

Voltage or Current Input

Reliable Monolithic Construction

PRODUCT DESCRIPTION

The industry standard ADVFC32 is a low cost monolithic voltage-to-frequency (V/F) converter or frequency-to-voltage (F/V) converter with good linearity (0.01% max error at 10kHz) and operating frequency up to 0.5MHz. In the V/F configuration, positive or negative input voltages or currents can be converted to a proportional frequency using only a few external components. For F/V conversion, the same components are used with a simple biasing network to accommodate a wide range of input logic levels.

TTL or CMOS compatibility is achieved in the V/F operating mode using an open collector frequency output. The pullup resistor can be connected to voltages up to 30 volts, or to +15V or +5V for conventional CMOS or TTL logic levels. This resistor should be chosen to limit current through the open collector output to 8mA. A larger resistance can be used if driving a high impedance load.

Input offset drift is only 3ppm of full scale per °C, and full scale calibration drift is held to a maximum of 100ppm/°C (ADVFC32BH) due to a low T.C. zener diode.


The ADVFC32 is available in commercial, industrial, and extended temperature grades. The commercial grade is packaged in a 14-pin plastic DIP while the two wider temperature range parts are packaged in hermetically sealed TO-100 cans.

ORDERING GUIDE

Part Number	Gain Tempco ppm/°C	Temp Range °C	Package
ADVFC32KN	±75 typ	0 to +70	14-Pin Plastic DIP
ADVFC32BH	±100 max	-25 to +85	TO-100
ADVFC32SH	±150 max	-55 to +125	TO-100


ADVFC32 PIN CONFIGURATION

"N" PACKAGE



TOP VIEW

"H" PACKAGE - TO-100



TOP VIEW

PRODUCT HIGHLIGHTS

1. The ADVFC32 uses a charge balancing circuit technique (see Functional Block Diagram) which is well suited to high accuracy voltage-to-frequency conversion. The full-scale operating frequency is determined by only one precision resistor and capacitor. The tolerance of other support components (including the integration capacitor) is not critical. Inexpensive ±20% resistors and capacitors can be used without affecting linearity or temperature drift.
2. The ADVFC32 is easily configured to satisfy a wide range of system requirements. Input voltage scaling is set by selecting the input resistor which sets the input current to 0.25mA at the maximum input voltage.
3. The same components used for V/F conversion can also be used for F/V conversion by adding a simple logic biasing network and reconfiguring the ADVFC32.
4. The ADVFC32 is intended as a pin-for-pin replacement for VFC32 devices from other manufacturers.

SPECIFICATIONS (typical @ +25°C with $V_S = \pm 15V$ unless otherwise noted)

Model	ADVFC32K			ADVFC32B			ADVFC32S			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE										
Full Scale Frequency Range	0		500	0		500	0		500	kHz
Nonlinearity ¹										
$f_{max} = 10\text{kHz}$	-0.01		±0.01	-0.01		+0.01	-0.01		+0.01	%
$f_{max} = 100\text{kHz}$	-0.05		+0.05	-0.05		+0.05	-0.05		+0.05	%
$f_{max} = 0.5\text{MHz}$	-0.20	±0.05	+0.20	-0.20	±0.05	+0.20	-0.20	±0.05	+0.20	%
Full Scale Calibration Error (Adjustable to Zero)		±5			±5			±5		%
vs. Supply (Full Scale Frequency = 100kHz)	-0.015		+0.015	-0.015		+0.015	-0.015		+0.015	% of FSR/%
vs. Temperature (Full Scale Frequency = 10kHz)		±75		-100		+100	+150		+150	ppm/°C
DYNAMIC RESPONSE										
Maximum Settling Time for Full Scale Step Input	1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			
Overload Recovery Time	1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			1 Pulse of New Frequency Plus 1μs			
ANALOG INPUT AMPLIFIER (V/F Conversion)										
Current Input Range	0		+0.25	0		+0.25	0		+0.25	mA
Voltage Input Range	0		-10V ² , 0.25mA × R _{IN} ³	0		-10V ² , 0.25mA × R _{IN} ³	0		-100V ² , 0.25mA × R _{IN} ³	V
Differential Impedance	300kΩ 10pF	2MΩ 10pF		300kΩ 10pF	2MΩ 10pF		300kΩ 10pF	2MΩ 10pF		
Common-Mode Impedance	300MΩ 3pF	750MΩ 3pF		300MΩ 3pF	750MΩ 10pF		300MΩ 3pF	750MΩ 10pF		
Input Bias Current										
Noninverting Input		40	250		40	250		40	250	nA
Inverting Input	-100	±8	+100	-100	±8	+100	-100	±8	+100	nA
Input Offset Voltage (Trimable to Zero) ^{2,3}			4			4			4	mV
vs. Temperature (T _{min} to T _{max})			30			30			30	μV/°C
Safe Input Voltage		±V _S			±V _S			±V _S		
COMPARATOR (F/V Conversion)										
Logic "0" Level	-V _S		-0.6	-V _S		-0.6	-V _S		-0.6	V
Logic "1" Level	+1		+V _S	+1		+V _S	+1		+V _S	V
Pulse Width Range	0.1		0.15/f _{max}	0.1		0.15/f _{max}	0.1		0.15/f _{max}	μs
Input Impedance	50kΩ 10pF	250kΩ		50kΩ 10pF	250kΩ		50kΩ 10pF	250kΩ		
OPEN COLLECTOR OUTPUT (V/F Conversion)										
Output Voltage in Logic "0"										
I _{SINK} = 8mA			0.4			0.4			0.4	V
Output Leakage Current in Logic "1"			1			1			1	μA
Voltage Range	0		+30	0		+30	0		+30	V
Fall Times (Load = 500pF and I _{SINK} = 5mA)			400			400			400	ns
AMPLIFIER OUTPUT (F/V Conversion)										
Voltage Range (0mA ≤ I _O ≤ 7mA)	0		+10	0		+10	0		+10	V
Source Current (0 ≤ V _O ≤ 7V)	10			10			10			mA
Capacitive Load (Without Oscillation)			100			100			100	pF
Closed Loop Output Impedance			1			1			1	Ω
POWER SUPPLY										
Rated Voltage		±15			±15			±15		V
Voltage Range	±9		±18	±9		±18	±9		±18	V
Quiescent Current		6	8		6	8		6	8	mA
TEMPERATURE RANGE										
Specified Range	0		+70	-25		+85	-55		+125	°C
Operating Range	-25°C		+85	-55		+125	-55		+125	°C
Storage	-25°C		+85	-65		+150	-65		+150	°C
PACKAGE OPTIONS⁴										
Plastic DIP (N-14)	ADVFC32KN			ADVFC32BH			ADVFC32SH			
TO-100 (H-10A)										

NOTES

¹Nonlinearity is defined as deviation from a straight line from zero to full scale, expressed as a percentage of full scale.

²See Figure 3.

³See Figure 1.

⁴See Section 13 for package outline information.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

UNIPOLAR V/F, POSITIVE INPUT VOLTAGE

When operated as a V/F converter, the transformation from voltage to frequency is based on a comparison of input signal magnitude to the 1mA internal current source.

A more complete understanding of the ADVFC32 requires a close examination of the internal circuitry of this part. Consider the operation of the ADVFC32 when connected as shown in Figure 1. At the start of a cycle, a current proportional to the




Figure 1. Connection Diagram for V/F Conversion, Positive Input Voltage

input voltage flows through R3 and R1 to charge integration capacitor C2. As charge builds up on C2, the output voltage of the input amplifier decreases. When the amplifier output voltage (pin 13) crosses ground (see Figure 2 at time t_1), the comparator triggers a one shot whose time period is determined by capacitor C1. Specifically, the one shot time period (in nanoseconds) is:

$$t_{OS} \cong (C_1 + 44\text{pF}) \times 6.7\text{k}\Omega$$

During this period, a current of $(1\text{mA} - I_{IN})$ flows out of the integration capacitor. The total amount of charge depleted during one cycle is, therefore $(1\text{mA} - I_{IN}) \times t_{OS}$. This charge is replaced during the remainder of the cycle to return the integrator to its original voltage. Since the charge taken out of C2 is equal to the charge that is put on C2 every cycle,

$$(1\text{mA} - I_{IN}) \times t_{OS} = I_{IN} \times \left(\frac{1}{F_{OUT}} - t_{OS} \right)$$

or, rearranging terms,

$$F_{OUT} = \frac{I_{IN}}{1\text{mA} \times t_{OS}}$$

The complete transfer equation can now be derived by substituting $I_{IN} = V_{IN}/R_{IN}$ and the equation relating C1 and t_{OS} . The final equation describing ADVFC32 operation is:

$$F_{OUT} = \frac{V_{IN}/R_{IN}}{1\text{mA} \times (C_1 + 44\text{pF}) \times 6.7\text{k}\Omega}$$

Components should be selected to optimize performance over the desired input voltage and output frequency range using the equations listed below:

$$C_1 = \frac{3.7 \times 10^7 \text{pF/sec}}{F_{OUT \text{ FS}}} - 44\text{pF}$$

$$C_2 = \frac{10^{-4} \text{ Farads/sec}}{F_{OUT \text{ FS}}} (1000\text{pF minimum})$$




Figure 2. Voltage-to-Frequency Conversion Waveforms

$$R_{IN} = \frac{V_{IN \text{ FS}}}{0.25\text{mA}}$$

$$R_2 \geq \frac{+V_{LOGIC}}{8\text{mA}}$$

Both R_{IN} and C_1 should have very low temperature coefficients as changes in their values will result in a proportionate change in the V/F transfer function. Other component values and temperature coefficients are not critical.

$V_{IN \text{ FS}}$	$F_{OUT \text{ FS}}$	C_1	R_{IN}	C_2
1V	10kHz	3650pF	4.0k Ω	0.01 μ F
10V	10kHz	3650pF	40k Ω	0.01 μ F
1V	100kHz	330pF	4.0k Ω	1000pF
10V	100kHz	330pF	40k Ω	1000pF

Table 1. Suggested Values for C_1 , R_{IN} and C_2

Input resistance R_{IN} is composed of a fixed resistor (R1) and a variable resistor (R3) to allow for initial gain error compensation. To cover all possible situations, R3 should be 20% of R_{IN} , and R1 should be 90% of R_{IN} . This allows a $\pm 10\%$ gain adjustment to compensate for the ADVFC32 full-scale error and the tolerance of C1.

If more accurate initial offset is required, the circuit of R4 and R5 can be added. R5 can have a value between 10k Ω and 100k Ω , and R4 should be approximately 10M Ω . The amount of current required to trim zero offset will be relatively small, so the temperature coefficients of these resistors are not critical. If large offsets are added using this circuit, temperature drift of both of these resistors is much more important.

BIPOLAR V/F

By adding another resistor from pin 1 (pin 2 of TO-100 can) to a stable positive voltage, the ADVFC32 can be operated with a bipolar input voltage. For example, an 80k Ω resistor to +10V causes an additional current of 0.125mA to flow into the integrator so that the net current flow to the integrator is positive even for negative input voltages. At negative full scale input voltage, 0.125mA will flow into the integrator from V_{IN} cancelling out the 0.125mA from the offset resistor, resulting in an output frequency of zero. At positive full scale, the sum of the two currents will be 0.25mA and the output will be at its maximum frequency.

UNIPOLAR V/F, NEGATIVE INPUT VOLTAGE

Figure 3 shows the connection diagram for V/F conversion of negative input voltages. In this configuration full scale output frequency occurs at negative full scale input, and zero output frequency corresponds to zero input voltage.

A very high impedance signal source may be used since it only drive the noninverting integrator input. Typical input impedance at this terminal is $250M\Omega$ or higher. For V/F conversion of positive input signals the signal generator must be able to source $0.25mA$ to properly drive the ADVFC32, but for negative V/F conversion the $0.25mA$ integration current is drawn from ground through R1 and R3.




Figure 3. Connection Diagram for V/F Conversion, Negative Input Voltage

Circuit operation for negative input voltages is very similar to positive input unipolar conversion described in the previous section. For best operating results use component equations listed in that section.

F/V CONVERSION

Although the mathematics of F/V conversion can be very complex, the basic principle is easy to understand. Figure 4 shows the connection diagram for F/V conversion with TTL input logic levels. Each time the input signal crosses the comparator threshold going negative, the one shot is activated and switches $1mA$ into the integrator input for a measured time period (determined by C1). As the frequency increases, the amount of charge injected into the integration capacitor increases proportionately. The voltage across the integration capacitor is stabilized when the leakage current through R1 and R3 equals the average current being switched into the integrator. The net result of these two effects is an average output voltage which is proportional to the input frequency. Optimum performance can be obtained by selecting components using the same guidelines and equations listed in the V/F conversion section.




Figure 4. Connection Diagram for F/V Conversion, TTL Input

Models 451, 453

FEATURES

Low Cost

Versatility: Adjustable Threshold, Gain & Output Offset
Guaranteed Low Nonlinearity: 80ppm Max, 451L and 453L
Accepts TTL, CMOS, HN1L, Sinewave, Pulse, Squarewave and Triangle Wave Input Signals

No External Components to Meet Rated Performance

+20mA Output to Operate Relays and Meters

Low Profile Package, 0.4" Case Height

Meet MIL-STD-202E Environmental Testing

APPLICATIONS

Motor Control and Speed Monitor


Line Frequency Monitor and Alarm Indicator

Fluid Flow Measurements and Control

FM Demodulation and VCO Stabilization

Frequency vs. Amplitude Response Measurements

MODELS 451 AND 453 FUNCTIONAL BLOCK DIAGRAM



MODEL	C _F	R _{OS}	R _H	R _F
451	0.015μF	3.3MΩ	2.2MΩ	18kΩ
453	0.001μF	3.9MΩ	1.0MΩ	22kΩ

GENERAL DESCRIPTION

Models 451 and 453 are low cost 10kHz and 100kHz frequency to voltage converters that feature excellent low nonlinearity to less than 80ppm, output current of +20mA and the capability of interfacing with TTL, HN1L, CMOS, sinewave, squarewave, pulse and triangular input signals. External components are not required to achieve rated performance, however, extreme versatility is maintained by allowing access to all critical points of the design. This versatility allows programmable input threshold, gain, and output offset voltage.

Both models 451 and 453 are available in three selections, each offering guaranteed maximum nonlinearity error as well as maximum gain drift error. Models 451J and 453J offer 0.03% max nonlinearity and 100ppm/°C max gain drift. Models 451K and 453K offer 0.015% max nonlinearity and 50ppm/°C max gain drift. Models 451L and 453L offer 0.008% max nonlinearity and 50ppm/°C max gain drift.

WHERE TO USE FREQUENCY TO VOLTAGE CONVERTERS

Pin compatible with existing popular models, these versatile new designs offer economical solutions to a wide variety of applications where it is required to convert frequency to an analog voltage.

Process Control Systems: For motor speed controllers, power line frequency monitoring and fluid flow measurements where flow transducers, such as variable reluctance magnetic pickups, provide pulse train outputs as a linear function of flow rate.

Audio and Accoustic Systems: For wow and flutter measurements with tape recorders and turntables, FM demodulation and speaker response measurements.

Test Instrumentation: For VCO stabilization, analog readout frequency meter, vibrational analysis and frequency versus amplitude X-Y plots where the vertical axis presents the nor-

mal amplitude signal and the horizontal axis presents the output signal from the F/V converter.

Data Acquisition Systems: For converting serially transmitted data back to analog voltages.

DESIGN FEATURES AND USER BENEFITS

The combination of low cost and high performance provided by models 451 and 453 offers exceptional quality and value to the OEM designer. These compact modules have been designed to provide maximum versatility, thereby increasing their utility in a broad scope of applications.

Adjustable Input Threshold: Threshold level is externally resistor programmable from 0 to ±12V, permitting simple, direct interface with low level signals, e.g. 10mV p-p, as well as with high level inputs such as CMOS and HN1L logic levels, e.g. 0 to +12V.

Adjustable Gain: Model 451 can be adjusted to provide full scale output voltage for any input frequency from 100Hz to 20kHz. Model 453 can be adjusted to provide full scale output voltage for any input frequency from 1kHz to 200kHz. This adjustable gain feature enables the user to easily match the maximum frequency output from a wide class of frequency transducers to the +10V full scale output from models 451 and 453. Increased signal conversion sensitivity with higher resolution results.

Adjustable Output Offset Voltage: The output offset is adjustable from -10V to +10V, enabling bipolar outputs or expanded scale measurements or setting the input frequency where zero output voltage occurs.

SPECIFICATIONS

(typical @ +25°C and $V_S = \pm 15V$ dc unless otherwise noted)

MODEL	10kHz FULL SCALE			100kHz FULL SCALE		
	J	K	L	J	K	L
TRANSFER FUNCTION	$E_O = (10^{-3} V/Hz)(F_{IN})$			$E_O = (10^{-4} V/Hz)(F_{IN})$		
FREQUENCY INPUT						
Frequency Range	dc to 10kHz min			dc to 100kHz min		
Overrange	10% min			10% min		
Waveforms	Sine, Square, Triangle, Pulse Train			Sine, Square, Triangle, Pulse Train		
Pulse Width (Pulse Train Input)	20µs min			2µs min		
Threshold	+1.4V			+1.4V		
With External Adjustment	0V to ±12V			0V to ±12V		
Hysteresis	±50mV			±100mV		
Levels (TTL Compatible)	+1.45V to +12V			+1.5V to +12V		
High	-12V to +1.35V			-12V to +1.3V		
Low	± V_S			± V_S		
Max Safe Input Voltage ¹	± V_S			± V_S		
Impedance	10MΩ 10pF			10MΩ 10pF		
ACCURACY						
Warm-Up Time	one minute			one minute		
Nonlinearity ²						
$F_{IN} = 1Hz$ to 11kHz	±0.03% max	±0.015% max	±0.008% max	±0.03% max	±0.015% max	±0.008% max
$F_{IN} = 1Hz$ to 110kHz	—	—	—	—	—	—
Gain vs. Temperature ³ (0 to +70°C)	±100ppm/°C max	±50ppm/°C max	±50ppm/°C max	±100ppm/°C max	±50ppm/°C max	±50ppm/°C max
vs. Supply Voltage	—	±30ppm/%	—	—	±350ppm/%	—
vs. Time	—	±30ppm/month	—	—	±30ppm/month	—
RESPONSE						
Step Response to ±0.5% of Final Value						
$F_{IN} = dc$ to Full Scale	4ms			0.8ms		
$F_{IN} = Full$ Scale to dc	30ms			4ms		
Internal Filter Time Constant	200µs			24µs		
External Filter Time Constant	20ms/µF			20ms/µF		
OUTPUT ⁴						
Voltage ($F_{IN} = Full$ Scale) ⁵	+9.85V min; +9.95V max			+9.85V min; +9.95V max		
Current ($E_O = +10V, -10V$)	(+20, -2)mA min			(+20, -2)mA min		
Offset Voltage ⁶ @ +25°C	±7.5mV max			±7.5mV max		
vs. Temperature (0 to +70°C)	±30µV/°C max			±30µV/°C max		
vs. Supply Voltage	±100µV/% max			±50µV/% max		
vs. Time	±100µV/month			±100µV/month		
Ripple						
$F_{IN} = 1Hz$	3mV p-p			55mV p-p		
$F_{IN} = 10kHz$	80mV rms			35mV rms		
$F_{IN} = 100kHz$	—			35mV rms		
Impedance	0.1Ω			0.1Ω		
Offset Scale Factor ⁷	-5µA/V			-45µA/V		
POWER SUPPLY ⁸						
Voltage, Rated Performance	±15V dc			±15V dc		
Voltage, Operating	±(12 to 18)V dc			±(12 to 18)V dc		
Current, Quiescent	(+10, -8)mA			(+10, -8)mA		
TEMPERATURE RANGE						
Rated Performance	0 to +70°C			0 to +70°C		
Operating	-25°C to +85°C			-25°C to +85°C		
Storage	-55°C to +85°C			-55°C to +125°C		
MECHANICAL						
Case Size	1.5" x 1.5" x 0.4"			1.5" x 1.5" x 0.4"		
Weight	25 grams			25 grams		

NOTES

- F_{IN} and REF terminals can be shorted to ± V_S indefinitely without damage.
- Nonlinearity error is specified as a percentage of 10V full scale output level.
- Gain temperature drift is specified in ppm of output signal level.
- OUT terminal can be shorted indefinitely to ± V_S and ground without damage.
- Adjustable to +10,000V using FULL SCALE ADJUST trim pot.

- Adjustable to zero using 50kΩ OFFSET ADJUST trim pot.
- Current into the SUM PT terminal to offset the output voltage positive.
- Recommended power supply, ADI model 904, ±15V @ 50mA output.
- Specifications subject to change without notice.


All Units Meet the Requirements of MIL-STD-202E as Outlined Below

TEST	METHOD	CONDITION
High Temperature Storage	108A	D (Non-Operating)
Moisture Resistance	106D	(10 Days)
Solderability	208C	
Thermal Shock	107D	A (5 Cycles)
Terminal Strength	211A	A (Pull Test; 10 lbs)
Temperature Cycling	102A	D (-55°C/+85°C)
Vibration	204C	B (15g Peak)
Barometric Pressure	105C	B (50,000 Feet)

Table 1. Environmental Specifications

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)



Applying the Frequency-to-Voltage Converter

FREQUENCY TO VOLTAGE OPERATION

Models 451 and 453 accept virtually any signal waveshape providing accurate conversion into an output voltage proportional to the input signal frequency. The only restriction is that the input signal must remain above the threshold level for $20\mu\text{s}$ when using model 451, and $2\mu\text{s}$ when using model 453. Linear, stable conversion over four decades of input range for model 451 and five decades of input range for model 453, is achieved using a precision charge-dispensing design approach. Figure 1 represents a functional block diagram for both models 451 and 453 frequency to voltage converters.




Figure 1. Block Diagram – Models 451 & 453 F/V Converters

THEORY OF OPERATION

Input signals are applied directly to a comparator, A1, which is internally set to provide a +1.4V threshold with $\pm 50\text{mV}$ hysteresis for model 451 and $\pm 100\text{mV}$ hysteresis for model 453. This threshold level offers excellent noise immunity for TTL input levels. Following the input comparator is a precision charge dispensing circuit and output amplifier where the comparator signal is converted to a dc voltage. When the input comparator changes state, C_C is alternately charged from a precision voltage reference and discharged through the summing point of an output amplifier, A2. A fixed amount of charge, Q , is controlled during each charge/discharge cycle. The higher the input frequency, the higher the average current into the summing point of A2. A current to voltage conversion is then accomplished by R_F . The current pulses from the charge dispensing circuit are integrated by C_F to reduce ripple. Added filtering for low frequency input signals is provided by an adaptive filter at the output of the charge dispensing circuit.

BASIC F/V HOOK-UP

Models 451 and 453 can be applied directly to achieve rated performance without external trim potentiometers or other components. Figure 2 illustrates the basic wiring connection for either F/V converter model. Using the basic hookup as shown, full scale output voltage accuracy is $+10\text{V}$, $-1/2\%$ to $-1 1/2\%$. The output offset voltage is 0V to $\pm 7.5\text{mV}$. The Full Scale and Output Offset errors can be eliminated by using the FINE TRIM PROCEDURE.




Figure 2. Basic Wiring Interconnection

FINE TRIM PROCEDURE

Connect the F/V converter as shown in Figure 3 and allow a five minute warm-up after initial power turn-on. Adjust the OFFSET ADJUST pot, R_O , for an output of 0.000V . The input terminal, F_{IN} , can be left open or tied to COM without affecting OFFSET ADJUST. Using a precision, stable frequency source connected to F_{IN} terminal, set the input frequency to 10.000kHz for model 451 or 100.000kHz for model 453. Adjust the FULL SCALE ADJUST trim pot, R_S , for an output of $+10.000\text{V}$.




Figure 3. Wiring Interconnection Showing Fine Adjustment Trims for Offset and Full Scale Frequency

ADDITIONAL TRIM CAPABILITY

Adjusting Input Threshold: The input comparator of models 451 and 453 shown in Figure 1, conditions the input signals providing protection against noisy environments as well as preventing double triggering with slow rise-time signals. Input levels up to the supply voltages, $\pm V_S$, will not cause damage to the input comparator.

Threshold voltage level, V_T , is internally set for both models 451 and 453 at +1.4V. Hysteresis, V_H , for model 451 is $\pm 50\text{mV}$, and $\pm 100\text{mV}$ for model 453. Signals of virtually any waveshape which exceed the combined threshold and hysteresis levels, $V_T \pm V_H$, will trigger the F/V converter. The REF terminal permits the user to conveniently adjust the input threshold over the range from 0 to $\pm 12\text{V}$ to achieve optimum noise rejection or increased triggering sensitivity.

Increasing Threshold for Greater Noise Immunity: Connecting an external resistor from the REF terminal to the positive supply voltage, $+V_S$, increases the input threshold level above +1.4V, offering increased input noise immunity. Optimum noise immunity is generally determined by adjusting the threshold level to a point mid-way between the high and low input signal levels. For example, for a 0 to +12V input swing – representative of CMOS and HNIL logic signals – a 17.6k Ω resistor from +15V to the REF terminal results in a +6V threshold.




Figure 4. Increasing Threshold Above +1.4V for Greater Noise Immunity

Changes in impedance at the REF terminal result in changes to the hysteresis. Hysteresis levels can be calculated by assuming the comparator output is switching between $\pm 12\text{V}$. This $\pm 12\text{V}$ signal is attenuated by a resistor-divider network formed by

R_H (see Figure 1) and the parallel combination of all resistors attached at the comparator positive input. For example, with a 17.6k Ω resistor connected to the REF terminal, hysteresis becomes $\pm 35\text{mV}$ for model 451 and $\pm 75\text{mV}$ for model 453. The F/V converter will, therefore, trigger at $+6\text{V} \pm 35\text{mV}$ for model 451 and $+6\text{V} \pm 75\text{mV}$ for model 453.

Decreasing Threshold for Signals Less Than +1.4V: A resistor connected from the REF terminal to the negative power supply, $-V_S$, will increase the input triggering sensitivity for operation with signals below $+1.4V_{PK}$. As shown in Figure 5, a minimum threshold of zero volts is obtained with a 100k Ω resistor. The triggering level, $V_T \pm V_H$, will be established by the resulting hysteresis levels. With a 100k Ω to -15V , model 451 hysteresis will be $\pm 50\text{mV}$ and model 453 hysteresis will be $\pm 60\text{mV}$.

To reduce the hysteresis for greater triggering sensitivity, a 1k Ω resistor can be connected from the REF terminal to COM. Signals exceeding $\pm 5\text{mV}$ (10mV p-p) with model 451 and $\pm 15\text{mV}$ (30mV p-p) for model 453, will operate the F/V converter. A 1k Ω resistor from REF to COM is the minimum value recommended to reduce hysteresis and achieve reliable operation.




Figure 5. Decreasing Threshold Below +1.4V to Increase Triggering Sensitivity for Low Level Input Signals




Figure 6. Selecting External Gain Resistor R_F

Adjusting Gain: Connect the FULL SCALE ADJUST terminal to the OUTPUT terminal to set the gain of model 451 at 10^{-3}V/Hz for a 10kHz full scale input frequency and the gain of model 453 at 10^{-4}V/Hz for a 100kHz full scale input frequency. Connecting an external resistor from the SUM PT terminal to the OUTPUT terminal and leaving the FULL SCALE ADJUST terminal open, facilitates gain adjustment. Model 451 can be adjusted over the range from 10^{-1}V/Hz to $5 \times 10^{-4}\text{V/Hz}$ resulting in a full scale input frequency from 100Hz to 20kHz respectively. The gain of model 453 can be adjusted over the range from 10^{-2}V/Hz to $5 \times 10^{-5}\text{V/Hz}$ resulting in a full scale input frequency from 1kHz to 200kHz respectively. The gain

adjustment procedure is capable of increasing full scale frequency beyond the rated ranges for each model, however, nonlinearity will increase above 300ppm.

When using large values of R_F to externally set gain of the F/V converter, the output amplifier gain increases resulting in an increase in sensitivity when using the OFFSET ADJUST trim pot. For improved resolution in high gain applications ($R_F > 1\text{M}\Omega$), an alternate method of trimming offset is shown in Figure 6.

Offsetting the Output: The output of models 451 and 453 can be offset over the range from -10V to $+10\text{V}$, enabling scale expansion for increased signal sensitivity as well as bipolar output swings up to 20V p-p.

Current introduced at the SUM PT terminal results in shifts of the output voltage directly proportional to the Offset Scale Factor, K_S . For model 451, $K_S = -56\mu\text{A/V}$ and for model 453, $K_S = -45\mu\text{A/V}$. The offset current can be generated using an external resistor from a voltage reference to the SUM PT terminal. A stable, well regulated supply voltage, such as ADI's model 904 is recommended. To shift the output positive, 0 to $+10\text{V}$, connect the current resistor to the negative, $-V_S$ supply. To shift the output negative, 0 to -10V , connect the current resistor to the positive, $+V_S$, supply.

The example using model 451 illustrated in Figure 7 provides a 0 to $+5\text{V}$ output change in response to a 5kHz to 10kHz input change. With this input, a bipolar output from -2.5V to $+2.5\text{V}$ can be obtained by increasing the output voltage shift from -5V , ($R_C = 53.6\text{k}\Omega$) to -7.5V , ($R_C = 35.7\text{k}\Omega$).




Figure 7. Selecting External Output Offset Resistor, R_C SCALE EXPANSION

By combining both gain and output offset voltage adjustments, signals which exhibit a center frequency with small frequency changes, can be converted with improved resolution. Representative signals benefiting from the Scale Expansion procedure outlined below, are tachometer and frequency modulated signals. In the case of tachometer outputs, the speed is often set at an idle point and changes in output frequency represent changes in motor loading conditions. In the case of FM signals, the F/V converter can be applied such that the carrier frequency produces zero output. The resulting output voltage from the F/V converter represents the modulating signal.

Procedure for Scale Expansion: The following procedure incorporates both gain and output offset adjustments to achieve scale expansion. An example is illustrated in Figure 8 for an FM signal with a 50kHz carrier frequency and $\pm 5\text{kHz}$ modulating signal.

1) Determine the Gain: $G = \Delta E_O / \Delta F_{IN}$ where ΔE_O is the total output voltage change desired in volts, and ΔF_{IN} is the total input frequency change in Hz.

2) Calculate the external gain resistor, R_F :

$$R_F (\Omega) = G(1.8 \times 10^7), \text{ model 451}$$

$$R_F (\Omega) = G(2.2 \times 10^8), \text{ model 453}$$

Understanding the Frequency-to-Voltage Converter Performance

3) Calculate the Output Offset Shift, ΔE_S , required to achieve the desired maximum output voltage, E_O (max) with the max input frequency, F_{IN} (max), and the new gain;

$$\Delta E_S \text{ (volts)} = G F_{IN} \text{ (max)} - E_O \text{ (max)}$$

4) Calculate the offset current resistor, R_C ;

$$R_C \text{ } (\Omega) = \frac{V_S G}{(\Delta E_S) (k_s)}$$

$$k_s = 56 \times 10^{-9} \text{ model 451}$$

$$k_s = 45 \times 10^{-10} \text{, model 453}$$




Figure 8. Application of Model 453 in FM Demodulation

INTERFACING SIGNALS WITH DC OFFSETS > 10V

Signals with dc levels up to $\pm 10V$ can be directly connected to the input terminal of models 451 and 453. Capacitive coupling, as shown in Figures 9 and 10, is used for inputs with dc offsets greater than $\pm 10V$. The $1M\Omega$ resistor illustrated in Figure 9 provides a dc return path to power common for the input comparator bias current. Threshold adjustments can be made following the capacitor, to set the F/V input sensitivity to match the ac signal peak-to-peak amplitude. Signals as low as 10mV p-p with model 451 and 30mV p-p model 453 are acceptable. Refer to Figures 4 and 5.

AC signals greater than $\pm V_S$ should be attenuated with a resistive divider network following the capacitor. When large input transients ($> \pm V_S$) are possible due to either a noisy environment or power turn-on surges, protection is provided with the addition of two diodes as shown in Figure 10.




Figure 9. Interfacing Signals With DC Offsets Greater Than $\pm 10V$




Figure 10. Input Diode Protection for High Voltage Transients

PERFORMANCE SPECIFICATIONS

Nonlinearity: Nonlinearity error is specified as a % of 10V full scale output voltage and is guaranteed for each model over the specified input range. Model 451 is rated over 1Hz to 11kHz range and model 453 is rated over 1Hz to 110kHz range.

Typical nonlinearity performance is shown for all models in Figure 11.




Figure 11. Nonlinearity Error Versus Input Frequency

Gain Temperature Stability: Gain Drift is specified in ppm of output signal and is guaranteed for each model over the 0 to $+70^\circ C$ temperature range. Models 451K, 451L, 453K and 453L offer $\pm 50 \text{ppm}/^\circ C$ maximum gain drift. Models 451J and 453J offer $\pm 100 \text{ppm}/^\circ C$ maximum gain drift. Gain drift is typically half the guaranteed limits.

OUTPUT RIPPLE

The output contains an ac ripple signal which increases in amplitude with input frequency. Adding external capacitance in parallel with the internal filter capacitor will reduce output ripple as shown in Figures 12 and 13.




Figure 12. Output Ripple Versus External Filter Capacitor (C_F) - Model 451




Figure 13. Output Ripple Versus External Filter Capacitor (C_F) - Model 453

SETTLING TIME

Increasing the external filter capacitor to reduce output ripple will increase the settling time to step changes in frequency occurring at the input. Figure 14 shows curves of settling time to $\pm 0.5\%$ of final value for both increasing and decreasing full scale step changes. As C_F increases in value, the total filter time constants for models 451 and 453 approach equal values, resulting in identical settling time.




Figure 14. Settling Time Versus External Filter Capacitor

APPLICATIONS IN PROCESS CONTROL SYSTEMS MOTOR CONTROLLER

In making rpm measurements, transducers are often encountered that have pulse-train outputs from variable-reluctance magnetic pickups (in which the output frequency is a function of rpm). These low level signals are generally in the range of 0 to 200mV peak. The adjustable input threshold feature of models 451 and 453 enables direct connection to low level transducers, offering simple, reliable interfacing.

The motor speed control and monitoring application shown in Figure 15 illustrates the F/V converter applied in a closed loop control system. R1 sets the threshold to $+60\text{mV}$ with $\pm 50\text{mV}$ hysteresis for model 451.

The $+20\text{mA}$ output current capability of both models 451 and 453, enables direct interface to low impedance loads, up to 500Ω , such as analog meters or relays.




Figure 15. Application of F/V Converter to Control and Monitor Motor Speed in Closed Loop System

SPEED SWITCH

With the addition of a low cost comparator and relay, the F/V converter provides a reliable approach to controlling heavy




Figure 16. Application of F/V Converter to Control Load Power

generator loads after the generator has reached a specified speed. As shown in Figure 16, the relay will remain open until the output from the F/V converter reaches a preset POWER ON trip level. The F/V output signal is linearly related to the speed of the motor, permitting precise control of the POWER ON set point.

APPLICATION IN INSTRUMENTATION SYSTEMS FREQUENCY MONITORING

Small input frequency changes can be monitored more readily by using the programmable gain feature of models 451 and 453 to achieve greater signal sensitivity. In the application of model 451 illustrated in Figure 17, gain has been set to $0.1\text{V}/\text{Hz}$, resulting in a 100Hz full scale frequency range. The output resolution for small changes occurring in the 60Hz line frequency has been improved. An additional advantage of this approach is the reduced accuracy and stability requirements placed on the relay trip levels, set by the voltage levels at the comparators. A precision voltage reference supply is not required.

Since both models 451 and 453 tolerate input signals up to the supply levels, $\pm V_S$, costly input protection is eliminated in most applications.




Figure 17. Application of F/V Converter to Monitor 60Hz Line Frequency

APPLICATION IN DATA ACQUISITION SYSTEMS

HIGH NOISE IMMUNITY TRANSMISSION

F/V converters are excellent companion products to V/F converters for use in low cost, two wire data transmission systems. As shown in Figure 18, this V/F/V approach utilizes the continuous self-clocking feature of the V/F converter thereby eliminating the need for costly additional twisted pair cable for external synchronization. Model 610 instrumentation amplifier amplifies the low level differential transducer signal to the 10V full scale of models 450 and 456 10kHz V/F converters. A differential line driver is used to drive a twisted pair cable through a noisy environment. A differential line receiver is used to drive model 451 10kHz F/V converter. The low cost of the V/F and F/V converters in addition to the simple twisted pair cabling approach make it economical to use a V/F/V converter pair for each channel in a data acquisition system.




Figure 18. Application of F/V Converter in a Low Cost, High Noise Rejection Two-Wire Data Transmission System

Synchro & Resolver Converters

Contents

	Page
Selection Guide	5 – 2
Orientation	5 – 5
DRC1745/1746 – High Power Output, Hybrid Digital-to-Synchro/Resolver Converters	5 – 7
IPA1764 – Hybrid Inductosyn Preamplifier	5 – 15
OSC1758 – Hybrid Power Oscillator	5 – 17
SDC/RDC1740/1741/1742 – 12- and 14-Bit Hybrid Synchro/Resolver-to-Digital Converters	5 – 19
1S14/24/44/64 – Tachogenerator Output Hybrid Resolver-to-Digital Converters	5 – 25
1S20/40/60/61 – Hybrid Tracking Resolver-to-Digital Converters	5 – 33
1S74 – Tachogenerator Output Variable Resolution, Hybrid Resolver-to-Digital Converter	5 – 41
2S50 – LVDT-to-Digital Converter	5 – 49
2S54/56 – High Resolution LVDT-to-Digital Converters	5 – 51
2S80 – Variable Resolution, Monolithic Resolver-to-Digital Converter	5 – 59
2S81 – Low Cost Monolithic 12-Bit Resolver-to-Digital Converter	5 – 71
2S82 – Variable Resolution, Monolithic Resolver-to-Digital Converter	5 – 83
5S70/72 – Synchro and Resolver Isolation Transformers	5 – 85

Selection Guide

Synchro and Resolver Converters

SYNCHRO, RESOLVER, INDUCTOSYN* AND LVDT-TO-DIGITAL CONVERTERS

Resolution (Bits)	Product	Output Format ¹	Input Format ²	Accuracy (arc mins)	Tracking Rate Options (revs/sec) ³	Reference Frequency Options (Hz)	Signal Input Options (V rms)
10	1S14	BIN	I, R	± 25	680	2k→10k	2.0
12	SDC/RDC1741	BIN	S, R	± 15.3	18	400, 2.6k	11.8, 26, 90
12	SDC/RDC1742	BIN	S, R	± 8.5	18	400, 2.6k	11.8, 26, 90
12	1S20	BIN	I, R	± 8.5	50, 90, 170	400→2.6k, 2.6k→5k, 5k→10k	2.0
12	1S24	BIN	I, R	± 8.5	170	2k→10k	2.0
12	2S81	BIN	I, R	± 30 ⁵	260	400→20k	2.0
14	SDC/RDC1740	BIN	S, R	± 5.3	12	400, 2.6k	11.8, 26, 90
14	1S40	BIN	I, R	± 5.3	12.5, 22.5, 42.5	400→2.6k, 2.6k→5k, 5k→10k	2.0
14	1S44	BIN	I, R	± 5.3	42.5	2k→10k	2.0
14	2S54	BIN	LVDT	± 0.03 ⁸	360LSB/ms ⁹	360→5k	0.2–2.0
16	1S60	BIN	I, R	± 4.0, ± 2.6 ⁵	3, 5.5, 10.5	400→2.6k, 2.6k→5k, 5k→10k	2.0
16	1S61	BIN	I, R	± 10, ± 4.0 ⁵	3, 5.5, 10.5	400→2.6k, 2.6k→5k, 5k→10k	2.0
16	1S64	BIN	I, R	± 4.0, ± 2.6 ⁵	10.5	2k→10k	2.0
16	2S56	BIN	LVDT	± 0.03 ⁸	360LSB/ms ⁹	360→5k	0.2–2.0
16, 14, 12, 10 ⁶	1S74	BIN	I, R	± 2.6 ⁷	680 ⁷	2k→10k	2.0
16, 14, 12, 10 ⁶	2S80	BIN	I, R	± 2, ± 4, ± 8	1040 ⁷	50→20k	2.0
16, 14, 12, 10 ⁶	2S82	BIN	I, R	± 2, ± 4, ± 8	1040 ⁷	50→20k	2.0
11	2S50	BIN	LVDT	0.1 ⁸	200LSB/ms ⁹	400, 1k→10k	2.5

NOTES

¹BIN = Binary; BCD = Binary Coded Decimal; Serial = 4000 count serial output.

²S = Synchro; R = Resolver; I = Inductosyn.

³Revs/sec equivalent to pitches/sec in the case of an Inductosyn; in general higher reference frequency options have higher tracking rates.

⁴C = 0 to +70°C; E = -55°C to +125°C; MR = -55°C to +105°C.

⁵Consult Data Sheet.

⁶Resolution is User Selectable.

DIGITAL-TO-SYNCHRO AND RESOLVER CONVERTERS

Product	Resolution (Bits)	Input Format ¹	Output Format ²	Accuracy (arc mins)	Load Driving Capability	Reference Frequency Options (Hz)	Reference Input Voltage Options (V rms)	Signal Output Voltage Options (V rms)
DRC1745	14	BIN ⁴	R	± 2, ± 4 ⁵	2.0VA ⁶	dc→2600	0→3.4	0→6.8
DRC1746	16	BIN ⁴	R	± 2, ± 4 ⁵	2.0VA ⁶	dc→2600	0→3.4	0→6.8

NOTES

¹BIN = Binary.

²R = Resolver.

³E = -55°C to +125°C.

⁴Two byte latched input, CMOS or low power Schottky depending on option.

Reference Input Options (V rms)	Transformer I/P Isolation	Package Type	Op. Temp. (°C) ⁴	Page	Features
2.0	No	40-Pin Triple DIP	C, E	5-25	High Speed, Inductosyn*/Resolver Converter with Tachogenerator Velocity Output
11.8, 26, 115	Yes	32-Pin Triple DIP	C, E	5-19	Tristate, Latched Output Internal Transformer Isolation
11.8, 26, 115	Yes	32-Pin Triple DIP	C, E	5-19	Tristate, Latched Output Internal Transformer Isolation
2.0	No	32-Pin Triple DIP	C, E	5-33	High Tracking Rate with Velocity, Error, Ripple Carry and Direction Outputs. Latched, Tristate Output. Low Cost
2.0	No	40-Pin Triple DIP	C, E	5-25	High Speed, Inductosyn/Resolver Converter with Tachogenerator Velocity Output
2.0	No	28-Pin DIP	C	5-71	Monolithic, User Selectable Dynamic Characteristics High Tracking Rate, Quality Velocity Output
26, 115	Yes	32-Pin Triple DIP	C, E	5-19	Tristate, Latched Output Internal Transformer Isolation
2.0	No	32-Pin Triple DIP	C, E	5-33	High Tracking Rate with Velocity, Error, Ripple Carry and Direction Outputs. Latched, Tristate Output. Low Cost
2.0	No	40-Pin Triple DIP	C, E	5-25	High Speed, Inductosyn/Resolver Converter with Tachogenerator Velocity Output
0.2–2.0	No	40-Pin Triple DIP	C, E	5-51	Direct Ratiometric Conversion of LVDT Signal, Selectable Input Gain. No External Trims
2.0	No	32-Pin Triple DIP	C, E	5-33	High Tracking Rate with Velocity, Error, Ripple Carry and Direction Outputs. Latched, Tristate Output. Low Cost
2.0	No	32-Pin Triple DIP	C, E	5-33	Lower Accuracy Version of 1S60. Low Cost
2.0	No	40-Pin Triple DIP	C, E	5-25	High Speed, Inductosyn/Resolver Converter with Tachogenerator Velocity Output
0.2–2.0	No	40-Pin Triple DIP	C, E	5-51	Direct Ratiometric Conversion of LVDT Signal, Selectable Input Gain. No External Trims
2.0	No	40-Pin Triple DIP	C, E	5-41	High Speed, Inductosyn/Resolver Converter with Tachogenerator Velocity Output and User Selectable Resolution
2.0	No	40-Pin DIP	C, E	5-59	Monolithic, User Selectable Dynamic Characteristics, and Resolution High Tracking Rate and Quality Velocity Output
2.0	No	44-Pin LCC/PLCC	C, E	5-83	
2.5	No	32-Pin Triple DIP	C, E	5-49	Direct Conversion of LVDT Signal, No External Trims Required, Tristate Output

⁷Depends on Resolution Selected.

⁸LVDT Converter Accuracy given as % Full Scale.

⁹Slew Rate (min).

*Inductosyn is a registered trademark of Farrand Industries, Inc.

Transformer Output Isolation	Package Type	Op. Temp. (°C) ³	Page	Features
Use Ext. STM1680 and STM1683 Transformer	40-Pin Triple DIP	E	5-7	Digital-to-Resolver Converter with Int. 2VA Power Amplifier. Optional Int. TransZorb* Protection. 2 Byte Latched Inputs.
Use Ext. STM1680 and STM1683 Transformer	40-Pin Triple DIP	E	5-7	16-Bit Version of DRC1745

⁵Depends on option.

⁶Can be used with pulsating power supply for reduced dissipation.

*TransZorb is a trademark of General Semiconductor Industries, Inc.

Selection Guide

Synchro and Resolver Converters

INPUT TRANSFORMERS

Product	Description	Frequency (Hz)	Accuracy (arc mins)	Input Voltage Options (V rms) ¹	Package Type	Package Size Inches (mm)	Page
5S72	Ref isolation for 1S14/24/44/64/74 and 1S20/40/60/61	360 to 3000	N/A	11.8, 26, 11.5	Module	1.12 × 1.12 × 0.4 (28.5 × 28.5 × 10.2)	5-85
5S70	Signal input for 1S14/24/44/64/74 and 1S20/40/60/61	360 to 3000	± 0.33 (typ) ± 1.5 (max)	11.8, 26, 90	Module	2.25 × 1.12 × 0.4 (57.0 × 28.5 × 10.2)	5-85

NOTE

¹Synchro and resolver format available on all models except STM1687 and STM1697.

Orientation

Synchro & Resolver Converters

5

These products constitute a complete line of devices for the digital measurement and control of angular and linear displacements by means of synchros, resolvers, Inductosyns and LVDTs. All use the tracking conversion technique in which the digital output follows the synchro or resolver shaft automatically without the need for convert commands or wait loops. Apart from producing instantaneous angular data, this inherently ratiometric conversion method is also very tolerant of noise on the signal inputs as well as voltage drops between the transducer and the converter.

In addition to the integrated circuits, hybrids and modules that perform the conversions, the line also includes support components such as power oscillators, transformers and preamplifiers.

The range of synchro processing modules now available covers a wide area of applications. They are widely used in military and radar applications, but there are additional fields in which they could be used to advantage because of the proven ruggedness and high precision of the electromechanical hardware, their standardized specifications and their low cost. They have a number of advantages over potentiometers and optical systems.

In this introductory section, there will be provided a brief set of device definitions. Detailed data and applications information is given in the data sheets. For a complete introduction to synchro/digital conversion, Analog Devices has available a 208-page book, *Synchro and Resolver Conversion*, edited by G. Boyes (1980), \$11.50.

In this section and in much of the text, the word "Synchro" appears frequently. In many cases, the word "Resolver" could be used in its place. The modules make use of angular data in resolver form; if the input data is in three-wire synchro form, transformers in "Scott T" configuration convert it to resolver form; analog outputs are available in both forms. There are a number of voltage and frequency options.

Linear Variable displacement Transducer (LVDT) converters such as the 2S50 series provide the LVDT phase-sensitive demodulation and digitization for these extremely rugged transducers, which precisely measure displacement over limited distances.

Digital-to-Synchro Converters (DRC1765, 1746)

Devices that accept parallel binary digital inputs (14 or 16 bits) and an ac reference signal, and provide outputs in 3-wire synchro form.

Inductosyn/Resolver-to-Digital Converter

A device that produces a digital output capable of resolving (to 12 bits) intermediate distances within a single track-pitch of a Farrand linear-Inductosyn stator in displacement- and angle-measuring Inductosyn systems. The moving element is used as though it were a resolver input; hence the device will also convert resolver information to digital.

Synchro-to-Digital Converters (2S80 Family)

Devices that accept either 3-wire synchro or 4-wire resolver inputs, together with a 2-wire ac reference, and outputs angular binary data in a continuously tracking mode employing a Type 2 servo loop. The inputs may be from either remote synchros or from electrically simulated synchros (e.g., DSCs).

Velocity Output

A velocity output is useful when the rate of change of position – the velocity – as well as the absolute position information is needed for monitoring and closed loop control. The 2S80 series of monolithic resolver-to-digital converters provides an analog velocity signal output in addition to the digital output.

Support Devices

Power Oscillators such as the OSC1758 act as the drive oscillator for Inductosyns.

Input Transformers such as the 5S70 and 5S72 isolate the reference input from the converter.

High-Gain Preamps such as the IPA1764 amplify the Inductosyn voltages to converter levels.

REPRESENTATION OF ANGLES IN DIGITAL FORM

Binary

The most commonly used method of representing angles in digital form is simple natural binary weighting, where the most significant bit (MSB) represents 180°, the next represents 90°, etc. The table shows the bit weights in degrees, degrees and minutes, and radians for this coding method.

Bit No.	Degrees	Degrees, Minutes	Radians
1	180	180 0	3.141593
2	90	90 0	1.570796
3	45	45 0	0.785398
4	22.5	22 30	0.392699
5	11.25	11 15	0.196349
6	5.625	5 37.5	0.098175
7	2.8125	2 48.75	0.049087
8	1.40625	1 24.38	0.024544
9	0.70312	0 42.19	0.012272
10	0.35156	0 21.09	0.006136
11	0.17578	0 10.55	0.003068
12	0.08789	0 5.27	0.001534
13	0.04395	0 2.64	0.000767
14	0.02197	0 1.32	0.000383
15	0.01099	0 0.66	0.000192
16	0.00549	0 0.33	0.000096

DRC1745/DRC1746

FEATURES

- 14- or 16-Bit Resolution
- 2 or 4 Arc-Minutes Accuracy
- 2VA max Mean Output Drive Capability
- Full Accuracy for dc to 2.6kHz Reference
- Full Accuracy with dc or Pulsating Power Supplies (PPS)
- Guaranteed Operation With 3V dc Pedestal on PPS
- Can Drive Pure Inductive, Resistive or Highly Capacitive Loads
- LS or CMOS Latched Inputs With Separate High/Low Byte Enable
- Low Radius Vector Variation (0.03%)
- Optional TransZorb™ Protection Against Inductive Spikes on Output
- Protected Against +200% Overvoltage on Analog Input
- Remote Output Sensing Facility
- No Trims or External Adjustments
- Full Output Short Circuit Protection
- Single 40-Pin Package
- Hi Rel, MIL-STD 883B Versions Available

APPLICATIONS

- Driving Synchro and Resolver Control Transformers
- Avionic Equipment (e.g., Air Data Computers)
- Interfacing With Servo Systems
- Fire Control System Outputs
- Naval Retransmission Unit Outputs
- Outputs to Radars and Navigational Aids
- Aircraft and Naval Simulators

GENERAL DESCRIPTION


The DRC1745 and DRC1746 are hybrid packaged Digital-to-Resolver converters. They accept a 14-bit or 16-bit digital input word representing angle and output sine and cosine voltages multiplied by an analog input. The converters maintain full accuracy when the analog input frequency is in the range dc to 2.6kHz.

The units have internal power amplifiers capable of driving a 2VA load which can be pure inductive, resistive or highly capacitive. The output is fully short-circuit protected against overcurrent. The output of the converter can be used to drive directly into resolver control transformers or in conjunction with an external transformer module to drive synchro control transformers. The power available is more than adequate to drive all standard synchro control transformers.

The separately powered output stage is compatible with conventional $\pm 15V$ dc power supplies or pulsating power supplies with pedestal components as low as 3V dc.

The use of pulsating power supplies greatly reduces the internal power dissipation in the hybrid package which in turn maximizes the converter's Mean Time Between Failures (MTBF).

DRC1745/DRC1746 FUNCTIONAL BLOCK DIAGRAM



NOTE: "A_{L0}", "GND", AND "SIG GND" ARE INTERNALLY CONNECTED IN STAR POINT.

A particular feature of the converters is that they have a remote sensing facility which means that output accuracy can be maintained even when long lines have to be driven.

The converter's data inputs are latched and the latches can be CMOS or Low Power Schottky (LS). The former gives advantages in terms of power dissipation and the latter in terms of glitch performance when used in fast dynamic update modes. The latches are transparent and have a separate high and low byte enable.

As an option, the output stage can be fitted with internal TransZorb™ protection. This gives full protection against transient voltages generated by an inductive load in response to an abrupt change in load current. This condition can occur at switch off or as a consequence of external power supply fault conditions.

The units are packaged in 40-pin dual in line hybrid packages and require no external trims or adjustments.

MODELS AVAILABLE

The DRC1745 (14-bit resolution) and DRC1746 (16-bit resolution) are available with accuracies of ± 2 or ± 4 arc-minutes. Both units have optional TransZorb protection and a choice of either LS or CMOS inputs (see Ordering Information).

Two sets of reference and output transformers are available. The STM1660/STM1663 operates over 47Hz to 440Hz while the STM1680/STM1683 operates over 360Hz to 2.6kHz. The transformers can be Scott T connected to provide a synchro output format.

TransZorb is a registered trademark of General Semiconductor Industries, Inc.

SPECIFICATIONS (typical @ +25°C and ±15V power supplies, unless otherwise noted)

Models	DRC1745	DRC1746	Model	Reference Input Transformer STM1680/STM1660	Output Transformer STM1683/STM1663
DIGITAL INPUT RESOLUTION	14 Bits (1.32 arc-minutes)	16 Bits (0.33 arc-minutes)	INPUT VOLTAGE	11.8, 26, 115V rms depending on option R _{HI} , R _{LO}	6.8V rms Sin, Cos
DIGITAL INPUT FORMAT	Parallel natural binary, TTL compatible. Includes internal 27kΩ pull-up resistors.	*	OUTPUT VOLTAGES	3.4V rms ± 1% A _{HI} , A _{LO}	11.8, 26, 90V rms ± 5% S1, S2, S3, (S4)
RECOMMENDED ANALOG INPUT (V _{REF}) ¹	3.4V rms (single ended input) 3.53V rms (max)	*	OUTPUT FORMAT	N/A	Synchro or resolver depending on option
OUTPUT WITH RECOMMENDED ANALOG INPUT	6.8V rms 7.07V rms (max)	*	FREQUENCY RANGE	STM1680 360Hz–2.6kHz STM1660 47Hz–440Hz STM1683 STM1663	360Hz–2.6kHz 47Hz–440Hz
GAIN (V _{REF} to V _O)	2 ± 0.1%	*	INPUT IMPEDANCE	11.8V Input 50kΩ(min) 26V Input 30kΩ(min) 115V Input 800kΩ(min)	N/A N/A N/A
GAIN TEMPERATURE COEFFICIENT	25ppm/°C (max)	*	ACCURACY	0.1VA Load N/A 1.4VA Load N/A 2.0VA Load N/A Temperature Coefficient N/A	± 1.0 arc-min (max) ± 2.0 arc-min (max) ± 3.0 arc-min (max) ± 0.02 arc-min/°C (max)
ANALOG INPUT (V _{REF}) FREQUENCY RANGE	dc to 2.6kHz	*	OUTPUT IMPEDANCE	11.8V Output N/A 26V Output N/A 90V Output N/A	2.9Ω (typ) 13.6Ω (typ) 156Ω (typ)
ANALOG INPUT IMPEDANCE	10.2kΩ	*	DC ISOLATION Voltage	1000V	1000V
ANALOG OUTPUT IMPEDANCE	0.2mΩ max	*	SIZE	STM1680 1.12 × 1.12 × 0.4" (28.5 × 28.5 × 10.2mm) STM1660 1.12 × 1.12 × 1.0" (28.5 × 28.5 × 25.4mm) STM1683 2.25 × 1.12 × 0.4" (57.1 × 28.5 × 10.2mm) STM1663 2.25 × 1.12 × 1.0" (57.1 × 28.5 × 25.4mm)	
OUTPUT OFFSET VOLTAGE	25mV (max)	*	TEMPERATURE RANGE	Operating –55°C to +125°C Storage –60°C to +150°C	–55°C to +125°C –60°C to +150°C
OUTPUT OFFSET VOLTAGE DRIFT	50μV/°C (max)	*	WEIGHT (max)	STM1680 1.5 oz (42 grams) STM1660 3.0 oz (84 grams) STM1683 2.5 oz (70 grams) STM1663 5.0 oz (140 grams)	
OUTPUT DRIVE CAPABILITY	2VA (max mean) ± 377mA peak @ 10.6V peak	*	N/A means not applicable.		
PHASE SHIFT (V _{REF} to V _O)	0.08°@400Hz	*			
OUTPUT PROTECTION	Overvoltage TransZorb (optional) ± 12V standoff, ± 15V clamp Overcurrent Limit set @ 550mA peak. (Case header must be maintained @ 125°C max).	*			
RESPONSE TO A STEP INPUT	20μs (max) to within accuracy of converter. Any size digital step input.	*			
VECTOR ACCURACY	Radius Error ² 0.03% Angular Error ± 2 or ± 4 arc-minutes	*			
POWER SUPPLY (NO LOAD) ^{3,4,5}	LS Latch Options +15 Volts 15mA (typ) 22mA (max) –15 Volts 15mA (typ) 22mA (max) +15(P) Volts 20mA (typ) 34mA (max) –15(P) Volts 20mA (typ) 34mA (max) +5 Volts 44mA (typ) 72mA (max) CMOS Latch Options +15 Volts 24mA (typ) 30mA (max) –15 Volts 15mA (typ) 22mA (max) +15(P) Volts 20mA (typ) 34mA (max) –15(P) Volts 20mA (typ) 34mA (max) Additional Current (Load Dependent) +15(P) Volts 400mA Peak (max) –15(P) Volts 400mA Peak (max)	*			
PULSATING POWER SUPPLY PEDESTAL	3V dc (min)	*			
POWER DISSIPATION	See Power Dissipation section of this data sheet.	*			
CASE TEMPERATURE RANGE ⁶	–55°C to +125°C Operating –65°C to +150°C Storage	*			
SIZE	40-Pin DIL 1.14 × 2.14 × 0.18" (29.0 × 54.4 × 4.6mm)	*			
WEIGHT	0.9 oz (25 grams)	*			

NOTES

¹V_{REF} is internally clamped to ±15V power supplies. Input current should not exceed 10mA.

²Worst case error over operating temperature range.

³The +5 volt power supply must never go more than 0.3V below GND potential.

⁴Correct polarity voltages must be maintained on the ±15V and the ±15V(P) pins.

⁵Tracking of the ±15V and ±15(P) supplies must be maintained.

⁶Adequate heat sinking must be provided to keep the case temperature less than 125°C.

*Specifications same as DRC1745.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM INPUTS

+15V to GND	+17V
–15V to GND	–17V
+5V to GND	+5.5V, –0.3V
+15(P) to –15(P)	+40V
Digital Inputs GND	+5.5V, –0.3V

THEORY OF OPERATION

The operation of the DRC1745 and DRC1746 is illustrated in the block diagram shown in Figure 1.

The reference voltage, V_{REF} , ($A \sin \omega t$) is multiplied by both $\sin \theta$ and $\cos \theta$ where θ is the digital angle. The resultant outputs then pass through the current booster output stage to provide the resolver format output voltages viz:

$$2A \sin \omega t \sin \theta \quad (\text{Sine output})$$

$$\text{and } 2A \sin \omega t \cos \theta \quad (\text{Cos output})$$

(Note: Converter has a gain of 2 from input to output.)




Figure 1. Theory of Operation

CONNECTING THE CONVERTER

The connections to the DRC1745 and DRC1746 are very straightforward.

The digital inputs should be connected to the converter using pins 1 (MSB) through 14 (LSB) in the case of the DRC1745 and through 16 (LSB) in the case of the DRC1746. The format of the digital angular input is shown under the "Bit Weight Table" section on this page.

The digital input control lines should be connected as described under the "Digital Data Input" section.

A_{LO} and A_{HI} are for the analog input reference voltage (V_{REF}). It should be noted that this is a single ended input where A_{LO} is grounded internally. If it is desired, the V_{REF} input can be externally isolated using the STM1680 or STM1660 transformer. See the section on "Output and Reference Transformers".

The converters have separate power supply inputs for the output amplifier stage (+15V(P) and -15V(P)) and for the remainder of the converter (+15V and -15V). When dc power supplies are used for the output stage, the supplies may be linked. However, when pulsating power supplies are used for the output stage, a separate dc supply must be provided for the +15V and -15V requirement. The converters have internal capacitive decoupling of 47nF on both power stage and converter supply but it is recommended that 6.8μF capacitors are taken from the +15V and -15V pin to "GND".

The "Case" pin is joined to the case which is isolated and should be connected to a convenient zero potential point in the system.

The sine and cosine outputs are taken from the "Sin" and "Cos" pins with "SIG GND" as the common connection.

The remote sense facility using "Cos Sense" and "Sin Sense" connections should be used as described under the "Remote Output Sensing" heading. If not used, the sense outputs should be connected to the corresponding Sin and Cos outputs.

DIGITAL DATA INPUT

The digital input to the converters is internally buffered by transparent latches. The latches will be CMOS (type 54C373) or low power Schottky (LS)(type 54LS373) depending on the option.

The "HBE" input controls the input of the most significant 8 bits and the "LBE" input controls the input of the least significant bits (6 in the case of the DRC1745 and 8 in the case of the DRC1746).

A logic "Hi" on the control lines causes the input to appear transparent and the converter output will follow the changes on the digital input. When "HBE" and "LBE" are taken to a logic "Lo" state, the converter output will be latched at the level of the data present on the input at the low going edge and remains constant until "HBE" and "LBE" are taken to a "Hi" state again. If the latches are not required, "HBE" and "LBE" can be left open circuit. The timing diagram in Figure 2 illustrates the use of "HBE" and "LBE".

Internal resistive pull-ups (to +5V using 27k resistors) are employed on all digital inputs. This ensures full TTL compatibility for either latch option even when sourcing 50μA of leakage current into each external digital driver.




Figure 2. Data Transfer Diagram

BIT WEIGHT TABLE

Bit Number	Weight in Degrees
1 (MSB)	180.0000
2	90.0000
3	45.0000
4	22.5000
5	11.2500
6	5.6250
7	2.8125
8	1.4063
9	0.7031
10	0.3516
11	0.1758
12	0.0879
13	0.0439
14 (LSB DRC1745)	0.0220
15	0.0110
16 (LSB DRC1746)	0.0055

POWER DISSIPATION, PULSATING POWER SUPPLIES AND HEAT SINKING

The DRC1745 and the DRC1746 can be used with conventional dc power supplies or a pulsating power supply on the output stage (see Figure 3). The latter gives significant reductions in power dissipation within the hybrid package without any attendant loss of accuracy.

When using a pulsating power supply, full advantage can be taken of the special design which allows the power supply to have a very low dc pedestal voltage. This results in minimized power dissipation. The pedestal voltage can in fact be as low as 3 volts. The combined pedestal plus peak supply voltage must not exceed the absolute maximum rating.

Full accuracy is retained during operation on pulsating power supplies because the output stage employing these supplies is only used to provide current gain. Overall operational loop gain is independently powered. There are no special switch-on/switch-off power supply sequencing requirements, and full internal protection is provided.

The section below demonstrates the power dissipation differences for different load conditions when using dc supplies and pulsating power supplies.

DC Power Supplies:

With inductive loads, the dc resistance is low compared with ac impedance; therefore care should be taken to ensure that no dc offset occurs at the sin and cos outputs. Note that under external current limit conditions asymmetry of the power supplies could occur, forcing a large dc offset to be present at the sin and cos outputs causing heavy power dissipation in the device. Case temperature must be maintained below 125°C.

As the reference input, A_{HI} , is directly coupled, output offset will occur if any dc component is present at this input.

When using dc power supplies, the expression for additional load dependent power dissipation is:

$$P = \frac{2 V_{dc} I_1}{\pi} (|\sin\theta| + |\cos\theta|) - \frac{V_o I_1 \cos\alpha}{2} \quad (1)$$

Where V_o is the peak output voltage.

I_1 is the peak value of the output load current.

θ is the digital angle.

α is the load phase angle.

V_{dc} is the dc power supply voltage (usually ± 15 volts).

Pulsating Power Supplies:

When using a pulsating power supply, the expression for additional load dependent power dissipation within the hybrid is:

$$P = \frac{2 V_p I_1}{\pi} (|\sin\theta| + |\cos\theta|) + \frac{V_{ac} I_1}{\pi} (\sin\alpha - \alpha \cos\alpha) \quad (2)$$

Where V_{ac} is the peak ac component of the pulsating power supply assumed equal to the peak output voltage, V_o .

I_1 is the peak value of the output load current.

θ is the digital angle.

α is the load phase angle.

V_p is the dc pedestal voltage of the pulsating power supply.

Note that $I_1 = \frac{V_o}{|Z|}$ where V_o = Peak output voltage
 $= 2 \times V_{REF}$
 $|Z|$ = output load

WAVEFORM MUST BE IN PHASE WITH CONVERTER REFERENCE (V_{REF} = A SIN ωt) CONSISTENT WITH MAINTAINING A POWER SUPPLY EXCESS OVER THE OUTPUT WAVEFORM GREATER THAN V_p .




Figure 3. Pulsating Power Supply Format

Examples of Power Dissipation:

Many factors influence the power dissipation within the hybrid. The following two examples, using typical load values and *worst case* digital angle conditions (45 degrees), illustrate the saving in power dissipation which can be achieved by using a pulsating power supply employing a low pedestal voltage.

Note that in the following examples we have chosen:

$$V_{dc} = \pm 15 \text{ volts}$$

$$V_p = 3 \text{ volts}$$

$$V_o = 9.6 \text{ volts (6.8 volts rms)}$$

$$V_{ac} = 9.6 \text{ volts (should be chosen to equal } V_o)$$

$$I_1 = 292 \text{ mA (equivalent to a 1.4VA mean load)}$$

1) DC power supply, $\theta = 45^\circ$ resistive load.

$$P = \frac{2 \times 15 \times 0.292 (\sin 45^\circ + \cos 45^\circ) - 9.6 \times 0.292 \times 1}{2} \\ = \frac{3.943 - 1.402}{2} \\ = 2.54 \text{ Watts}$$

2) As example (1) but with a 3 volt pedestal pulsating power supply.

From equation (2):


$$P = \frac{2 \times 3 \times 0.292 (\sin 45^\circ + \cos 45^\circ) + 9.6 \times 0.292 \times 0}{\pi} \\ = 0.79 \text{ Watts}$$

Thus the pulsating power supply has cut down the internal dissipation by 1.75 watts, a ratio of 3.2:1.

A similar calculation using an inductive load shows a reduction from 3.94 Watts, using a dc power supply, to 1.68 Watts, when a 3 volt pedestal pulsating power supply is used. Thus the pulsating power supply has cut down the internal dissipation by 2.26 Watts, a ratio of 2.3:1.

The graph shown in Figure 4 shows the temperature at the hottest part of the base of the hybrid (in the middle of the base between "+15V(P)" and the opposite "N/C" pin) for resistive loads up to 2VA using dc supplies and pulsating supplies with pedestals of 3 volts and 5 volts.

Figure 5 shows a similar graph for inductive loads up to 1VA.



NOTE:
 1. AMBIENT TEMPERATURE 21°C, NO HEAT SINK.
 2. TEMPERATURE MONITORED WITH WORST CASE DIGITAL INPUT (45°).
 3. TEMPERATURE MEASURED ON HOTTEST PART OF CASE.

Figure 4. Case Temperature for Resistive Loads

As can be seen from Figures 4 and 5, it will be necessary to provide heat sinking when driving significant loads in order to keep the temperature of the case below its 125°C maximum.

The converters have been designed with a flat metal base to facilitate mounting on heat sinking materials. Special thermal management, utilizing direct eutectic bonding, has been employed in the output stage to minimize thermal resistance to:

Angle

- 0°, 90° $\theta_{\text{Junction/case}} = \text{less than } 12^\circ\text{C/watt}$
- 45°, 135° $\theta_{\text{Junction/case}} = \text{less than } 6^\circ\text{C/watt}$

Consequently the internal junction temperatures do not exceed case header temperature by more than 20°C when using pulsating power (even under worst case pure inductive load conditions). The maximum permitted junction temperature is 155°C).

CALCULATING THE LOAD

The following describes how to calculate the load.

In the case of synchro control transformers, first determine the value of Z_{so} . This impedance is normally quoted by the synchro manufacturer.

The load presented by the control transformer will be:

$$\frac{3}{4} \times \frac{V^2}{|Z_{so}|}$$


where V^2 is the rms signal input voltage.

When the STM1683 output transformer pair is used, it is necessary to add 0.25VA to the calculated figure to allow for transformer magnetizing current. For the STM1663 output transformer a figure of 0.30VA should be added.

For example, assume that a 90V rms signal, 400Hz synchro control transformer is to be driven by the DRC1745 in conjunction with the STM1683/412 output transformer pair. (The STM1683/412 boosts the 6.8V rms signal from the DRC1745 to the 90V rms required by the control transformer.)

Z_{so} for the control transformer is quoted as:

$$700 + j4900$$



NOTE:
 1. AMBIENT TEMPERATURE 21°C, NO HEAT SINK.
 2. TEMPERATURE MONITORED WITH WORST CASE DIGITAL INPUT (45°).
 3. TEMPERATURE MEASURED ON HOTTEST PART OF CASE.

Figure 5. Case Temperature for Inductive Loads

Therefore

$$|Z_{so}| = \sqrt{700^2 + 4900^2} = 4950 \text{ Ohms}$$

Therefore, the load presented by the control transformer is:

$$\frac{90^2}{4950} \times \frac{3}{4} = 1.23\text{VA}$$

Adding to this value 0.25VA for the STM1683 gives a figure of 1.48VA total.

In the case of a resolver control transformer the same exercise must be performed but it is not necessary to multiply by 3/4. Some resolver manufacturers quote rms input current and in this case the load will be the product of the input current and the rms voltage used to drive it. The 0.25VA must be added if the STM1683 transformer pair is used.

DRIVING CAPACITIVE LOADS


Synchros and resolvers often employ capacitive tuning to minimize power dissipation. This tuning can be on the load itself or (preferably for best accuracy) on the primary of the transformer driving the load. Full tuning modifies the load to appear resistive at the reference frequency, but it appears progressively more capacitive at all frequencies above.

Since the converter is an active negative feedback device, it is essential to include a low value resistor in series with each tuning capacitor to prevent highly dissipative output stage oscillation. This resistor must not be less than 3.3Ω. A value of 5.6Ω is recommended when referred to the output of the DRC1745/DRC1746.

The DRC1745 and DRC1746 can readily drive capacitive inputs up to 100nF at the converter output terminals without special precautions. However, please consult the factory when extreme lengths of screened cable or any other cases of high capacitance are to be driven. For example in the case of step-up transformers where the effective capacitance to be driven is:

$$C_{\text{eff}} = n^2 C_L$$

Where C_L is the capacitive load.



NOTE: THE REMOTE SENSE FACILITY IS SHOWN IN THE ABOVE DIAGRAM.
C_T IS THE TUNING CAPACITOR.

Figure 6. Incorporating a Resistor in the Tuning Circuit

Care must be taken in tolerancing the tuning capacitors when using secondary tuning since the significant output impedance of typical output transformers can give rise to capacitive balance related angular errors.

The use of these precautions enables the converters to drive fully tuned 2VA loads.

For more information please send for relevant application note.

SHORT CIRCUIT PROTECTION

The short circuit current limit is set at <600mA maximum.

Under short circuit or excessive current conditions, the overcurrent protection circuit will trip and reduce the output current to zero. In order to minimize power dissipated under current limit conditions the device goes into a switching mode, testing the load condition at a high frequency.

When the overload conditions are removed, the output is automatically restored to its normal condition.

VECTOR ERRORS AND EFFECTS

The error law used in the converter has no inherent vector errors. The figure of 0.03% given in the specification is accounted for by tolerances in some of the thin-film resistor networks used in the converter.

These very low vector errors make the converters ideally suited for applications such as displays, or metal cutting control where perfect circles have to be generated.

BANDWIDTH

The open loop gain bandwidth product of the DRC1745 and DRC1746 has been tailored to ensure that the full angular accuracy is maintained over the broadband range of dc to 2.6kHz. This results in a closed loop bandwidth of 300kHz.

REMOTE SENSE FACILITY AND ADDITIONAL OUTPUT ERRORS

A remote sense facility is included in the DRC1745 and DRC1746 in order to reduce errors caused by the output interconnection wiring when driving large loads. The magnitude of this error is illustrated by two examples below.

Assume that the sine and cosine load impedances are perfectly matched and the sine output wiring resistance matches the cosine output wiring resistance to within 5%. Then for a resistive load of 1.4VA (33 ohms) and the worst case angle of 45 degrees, there will be 1.3 arc-minutes of extra error introduced for every 250 milliohms of resistance for the loop wiring between the converter and the load. (AWG22 = 17mΩ/ft, 1 oz PCB copper = 400mΩ/ft.)

In the case of an inductive load under similar conditions, 500 milliohms would produce the same error.

Using the remote sense facility as shown in Figure 7 will half this error or allow twice the distance to be driven for the same additional error.

If the remote sense is not used, then "COS SENSE" should be joined to "COS" and "SIN SENSE" should be joined to "SIN" at the PCB edge connector.

Note also that when output transformers are used with the converters they should be regarded as the load and the remote sense wires taken to the transformer primary inputs.

Sense wiring may employ minimum wire gauge; it does not carry load current.




Figure 7. Using the Remote Sense Facility

The ground returns from the load should be individually wired and star-point connected at the converter's signal ground. Any common resistance in the signal returns will produce errors due to the summation of the sin and cos outputs. With a resistive load of 33 ohms at 1.4VA, and at the worst angles of 0 and 90°, there will be 1.3 arc-minutes of extra error introduced for every 12.5 milliohms of common signal return resistance.

TRANSZORB™ OUTPUT PROTECTION

As an option, the output stages of the converter can be internally fitted with TransZorb protection. This form of protection can be advantageous and significantly increase the Mean Time Between Failures when driving inductive loads. The TransZorbs, which are effectively back to back zener diodes, give full protection against transient voltages generated by an inductive load in response to an abrupt change in load current. Such a change can occur at switch off or as a consequence of external power supply fault conditions. The TransZorbs are rated to give protection against worst case transients corresponding to an instantaneous interruption of the converter when driving into a full 2VA pure inductive load with the converter operating at the maximum case temperature of 125°C.

Figure 8 shows a simplified diagram of the converter output stage indicating the action of the TransZorb when the 15 volt supply is interrupted.

It is important to appreciate that destructively high voltages can be generated (given by $E = L di/dt$) even for modest inductive loading, under many fault conditions, since di/dt is effectively uncontrolled. Internal TransZorb protection is a better and more direct solution to the problem than employing a pair of reverse biased diodes to the output stage power supplies. This is because the transient is contained within the specific load disturbed and does not escape into the power supply wiring and hence cause possible damage to other equipments and devices. A domino effect of catastrophic failure is therefore prevented.

Figure 9 shows the nature of transient waveforms where by the very large transient voltage generated by the inductive load is limited to a safe clamp level when it is applied to the output stage.

TransZorb is a registered trademark of General Semiconductor Industries, Inc.




Figure 8. DRC1745/DRC1746 Output Stage Showing TransZorb Protection




Figure 9. Transient Waveforms and TransZorb Clamping

In addition, there are conventional diode clamps on the $\pm 15V(P)$ power supplies.

OUTPUT AND REFERENCE TRANSFORMERS

A set of low profile (0.4" high) reference and output transformers (which are capable of handling the full drive capability of the DRC1745 and DRC1746 over a frequency range of 360Hz to 2.6kHz) are available in order to accept the standard voltage formats of synchros and resolvers.

The reference transformer, STM1680, can accept voltages of 11.8 volts, 26 volts or 115 volts depending on the option and its output is 3.4 volts rms which is suitable for connecting to A_{HI} and A_{LO} on the converter.

The output transformer pair, STM1683, accepts the 6.8 volts rms output of the converter and provides a synchro or resolver format depending on the option.

Note: For resolver option for the STM1683 transformer, part number is RTM1683.


The pin out and dimensions of the STM1680 and STM1683 are shown on the next page, and the connection to the converter in Figure 10.

Note: For operation over the frequency range 47Hz to 440Hz a similar set of transformers are available (1.0" profile height). Part numbers are STM1660 (reference transformer) and STM1663 (output transformer).

RESISTIVE INPUT SCALING

The analog reference input can be externally resistively scaled to cater for a wide range of voltage both when used with or without the reference transformer, STM1680/STM1660.

When the converters are used with the STM1680/STM1660 transformer, a resistance of value $3k\Omega$ per extra volt required should be inserted in the A_{HI} line. Care should be taken to ensure that the voltage on the analog input (A_{HI} , A_{LO}) is 3.4



NOTE: FOR SYNCHRO OUTPUT "CT" MUST BE CONNECTED TO "TC".
FOR RESOLVER OUTPUT "TC" IS S4 (NO LINK)

Figure 10. Connecting the DRC1745 to the STM1680 and STM1683 Transformers

volts rms in order to provide a full scale analog output. The maximum output voltage of the converter is proportional to the input voltage (gain of 2) and therefore the resistor tolerance should be chosen so that the correct voltage appears across the A_{HI} , A_{LO} pins. Note that the input to the reference transformer should not exceed the rated max.

Note that the best dc output offset performance is achieved when the STM1680/STM1660 transformer is used. However the use of resistive scaling can never cause an additional offset of greater than 6.5mV (max), 2.6mV (typ).

OTHER PRODUCTS

We manufacture a wide range of hybrid and modular circuits for processing synchro and resolver information. Please ask for our comprehensive literature.

PROCESSING FOR HIGH RELIABILITY

STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:

PROCESS	CONDITIONS
1. Pre-Cap Visual Inspection	In-House Criteria
2. Constant Acceleration	3000g
3. Burn-In	160 hrs. at 125°C
4. Gross Leak Test	In-House Criteria
5. Final Electrical Test	Performed at 25°C

HI-REL PROCESSING


All models ordered to high reliability requirements will be identified with a B suffix, and will have received the following processing:

1. Internal visual inspection
2. Stabilization bake, 24 hours at 150°C
3. Temperature cycling, -65°C to +150°C
4. Constant acceleration, 3000g
5. Powered burn-in, 160 hours at 125°C
6. Final electrical test at T_{MIN} and T_{MAX}
7. Seat test, fine and gross
8. External visual inspection


OUTLINE DIMENSIONS PACKAGING SPECIFICATIONS

Dimensions shown in inches and (mm).

STM1680/STM1660




STM1683/STM1663






NOTES
1. "CT" READS "S4" and "CT" READS "NC" ON RESOLVER DEVICE (RTM1683).
2. DIMENSION "A" IS 0.4 (10.2) FOR STM1680 AND STM1683, AND 1.0 (25.4) FOR STM 1660 AND STM 1663.
THE TOLERANCES ARE +0.010", -0.005" OR +0.25mm, -0.13mm.

DRC1745/1746



ORDERING INFORMATION



FEATURES

- Hybrid Construction
- Phase Shift $< 5^\circ$
- Phase Match $< 1^\circ$
- Load Capacity 10,000pF
- Full Military Temperature Range

APPLICATIONS

The IPA1764 is recommended for use with the 1S10/20, 1S14/24 and other 10- and 12-bit Inductosyn*/Resolver-to-Digital Converters.

GENERAL DESCRIPTION

The output signals from an Inductosyn slider are at a low level of the order millivolts and require amplification and buffering before transmission to an Inductosyn-to-digital converter. The IPA1764 provides the necessary gain and output impedance for this purpose.

Any gain mismatch in the two channels amplifying the sine and cosine outputs of the Inductosyn slider contributes to the system error. The IPA1764 with a 0.15% gain match over the temperature range only contributes an error of 0.23 micron using a 2mm pitch Inductosyn. By carefully controlling phase mismatch to less than 1° , the error contribution is only 0.2 micron in a 2mm pitch Inductosyn.

The IPA1764 with an output resistance of less than 3 ohms and a capability of driving a cable capacity of 10,000pF is totally suited to machine tool applications where the Inductosyn-to-digital converter is remote from the measuring Inductosyn.

The IPA1764 is of hybrid manufacturing techniques, and available in two temperature range versions—industrial temperature range (0 to $+70^\circ\text{C}$) and extended temperature range (-55°C to $+125^\circ\text{C}$).

Both versions of the IPA1764 are housed in an 18-pin metal case.

APPLICATION

The diagram below shows a “hookup” with the preamplifier, power oscillator and a 1S60 with an Inductosyn. Precise application information is not possible as the Inductosyn in its application has many variables.

Current Set Resistor

This resistor is used to match the voltage output of the oscillator to the Inductosyn track resistance and provide the manufacturer's recommended current. By variation of the voltage outputs and current resistance, track by this up to approximately 10 feet (3 meters) can be accommodated.



Decoupling

The preamplifier and oscillator have internal high frequency decoupling capacitors on the supply lines, however, it is recommended that electrolytic decoupling capacitors are connected close to the hybrid pins.



*Inductosyn is a registered trademark of Farrand Industries, Inc.

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).



PIN ONE (GREEN GLASS BEAD)



ORDERING INFORMATION



SPECIFICATIONS (typical @ +25°C over full range of power supply inputs unless otherwise noted)

Model	IPA1764/560	IPA1764/460
GAIN	1250 ± 5%	*
GAIN MISMATCH Channel to Channel Over Full Temperature Range	± 0.15% (equivalent to 2.5 arc mins)	± 0.3%
PHASE SHIFT	< 5°	*
PHASE MISMATCH Channel to Channel	< 1°	*
CROSSTALK	< 0.1%	*
OPERATING FREQUENCY	10kHz	*
INPUT RESISTANCE	5kΩ ± 10%	*
OUTPUT RESISTANCE	< 5Ω	*
MAX LOAD CAPACITY	10,000pF	*
MAX SIGNAL OUTPUT LEVEL	3V rms	*
POWER SUPPLIES Voltage Current	± 12V to ± 15V 50mA max	* *
TEMPERATURE RANGE Operating	0 to + 70°C	- 55°C to + 125°C
SIZE	0.775" × 0.975" × 0.175" (19.7mm × 24.8mm × 4.5mm)	*
WEIGHT	0.25 ozs (7 grams)	*


NOTES

*Specification same as IPA1764/560.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM VALUES WITH RESPECT TO SUPPLY GROUND

Sin and Cos I/P	+ V
+ V Pin	+ 17V
- V Pin	- 17V
Sin and Cos O/P 1k Load	+ 10V
Indefinite Short Circuit Proof	



Use of 1S20 with Inductosyn Preamplifier IPA1764, Hybrid Power Oscillator OSC1758


FEATURES

Full Military Temperature Range
Hybrid Construction
18-Pin DIL Package
0-10kHz Frequency Range
In-Phase and Quadrature Outputs

APPLICATIONS

Synchro Resolver, and Inductosyn® Excitation
LVDT Drive

OSC1758 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts, over 0 to 10kHz.

The device comprises two independent parts—an oscillator and a power amplifier.

The oscillator stage has two signal outputs, one 90° in phase advance with respect to the other.

The oscillator frequency is programmable in the range of 0 to 10kHz by two identical external capacitors.

The power amplifier stage is externally short circuit protected and has a gain of $2.8 \pm 1\%$. The maximum output current this stage can produce is 215mA rms (at 7V rms).

Connecting either of the oscillator stage outputs to the power amplifier input, using an external link, will give a nominal output of 7 volts rms. Lower voltages can be obtained by connecting an external resistor in series with the amplifier's inputs.

The OSC1758 is housed in an hermetically-sealed 18-pin DIL metal case, and operates over full military temperature range (-55°C to +125°C), as well as the industrial (0 to +70°C) temperature range.

MODELS AVAILABLE

The OSC1758 is available in both industrial and military temperature ranges. For details of how to specify the required part, see "Ordering Information".

CONNECTING THE OSC1758

The block diagram shows the output configuration, when using the power amplifier stage. If only the oscillator stage is required, the connection between pin 3 and pin 7 is not included.

The frequency of oscillation for the OSC1758 in the block diagram is determined by the two identical capacitors C_1 and C_2 . For

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be obtained from your local sales office.

the frequency required, the value of C_1 and C_2 should be calculated using the following equation.

$$C_1 = C_2 = \frac{1}{F_{OSC} \times 10^5} \quad \text{Farads}$$

Where F_{OSC} = Frequency of oscillation in Hz.

For a reduced output a series resistor, R_S , must be added.

For the required output voltage R_S should be calculated as follows:

$$R_S = \frac{37.5 \times 10^3}{V_{OUT}(\text{rms})} - 5350 \text{ Ohms}$$

STABILITY

To ensure stability of both frequency and voltage level outputs it is essential that good quality external capacitors are used, e.g., Silver Mica or Polystyrene.

The tolerance quoted in the specification applies if high grade Silver Mica capacitors, with a temperature coefficient of less than 50ppm/°C, and a low loss factor, are used.

POWER DISSIPATION

The thermal dissipation characteristics for the OSC1758 are as follows:

$$\begin{aligned} \theta_{\text{junction - case}} &= 15^\circ\text{C/W} \\ \theta_{\text{junction - ambient}} &= 40^\circ\text{C/W} \\ \theta_j(\text{max}) &= 150^\circ\text{C}. \end{aligned}$$

Total Power Dissipation =

$$(V_{SUPPLY} \times I_{SUPPLY}) - (V_{OUT} \times I_{OUT} \times \cosine \phi)$$

where ϕ = load phase angle

NOTE: Although the power amplifier stage has internal short circuit protection, a heat sink should be employed for protection against continuous short circuit conditions.

Inductosyn® is a registered trademark of Farrand Industries, Inc.

SPECIFICATIONS (typical @ +25°C with ±15V power supplies unless otherwise noted)

Model	OSC1758/500	OSC1758/400
FREQUENCY RANGE	0-10kHz	*
FREQUENCY STABILITY ^{1,2}	± 5%	*
REFERENCE 1 OUTPUT ¹	2.5V rms ± 5% @ 3mA rms	*
REFERENCE 2 OUTPUT ¹	2.5V rms ± 5% @ 3mA rms 90° Phase Advanced with Respect to Ref. 1 Output	*
AMPLIFIER OUTPUT ³	7V rms @ 215mA max	*
CAPACITIVE LOAD	10nF (max)	*
AMPLIFIER GAIN ¹	2.8 ± 1%	*
AMPLIFIER INPUT RESISTANCE	5.35kΩ ± 1%	*
POWER DISSIPATION	4.0 Watts (max)	*
POWER SUPPLY ⁴	± 15V 60mA (max) No Load 160mA (max) Full Load	*
TEMPERATURE RANGE		
Operating	0 to +70°C	-55°C to +125°C
Storage	-65°C to +150°C	*
SIZE	0.975" × 0.775" × 0.175" (24.8mm × 19.7mm × 4.5mm)	*
WEIGHT	0.25 ozs. 7 grams	*


NOTES

- ¹Over full operating temperature range.
 - ²See section on "Stability".
 - ³Derated to 5V rms @ 215mA if using ±12 volt power supply.
 - ⁴Will operate with ±12 volt power supply with derated output voltage
 - *Specifications same as OSC1758/500
- Specifications subject to change without notice.

ABSOLUTE MAXIMUM VALUES WITH RESPECT TO SUPPLY GROUND


+V_S -0.3V to +18V
 -V_S +0.3V to -18V

ORDERING INFORMATION



OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)



SDC/RDC1740/1741/1742

FEATURES

Internal Isolating Transformers
14-Bit or 12-Bit Resolution
Three Accuracy Options
Three-State Latched Output
Continuous Tracking—Even During Data Transfer
Simple Data Transfer
Laser Trimmed—No External Adjustments
MIL Spec/Hi Rel Options Available
Hermetically Sealed

APPLICATIONS

Avionic Systems
Servo Mechanisms
Coordinate Conversion
Axis Transformation
Antenna Monitoring
Artillery Fire Control Systems
Engine Controllers

GENERAL DESCRIPTION

The SDC1740, SDC1741 and SDC1742 are hybrid, continuous tracking synchro or resolver to digital converters which employ a type 2 servo loop and contain three-state latches on the digital outputs.

The input signals can either be 3-wire synchro plus reference or 4-wire resolver format plus reference depending on the option; and the outputs are presented in TTL compatible parallel natural binary buffered by three-state latches.

The three-state output facility, which has separate ENABLE inputs for the most significant 8 bits and the least significant 4 bits (or 6 bits in the case of the SDC1740), not only simplifies multiplexing of more than one device onto a single data bus, but also enables the INHIBIT to be used without opening the internal converter loop.


An outstanding feature of these converters is that although the profile height is only 0.28 inches (7.1mm) they contain internal transformers which provide for true isolation on the signal and reference inputs.

The converters are hermetically sealed in a metal 32-pin dual-in-line package.

To ensure a high level of reliability each converter receives a stringent pre-cap visual inspection, constant acceleration and final electrical test.

Extended temperature range devices and those processed in accordance with MIL-STD-883, Method 5008, Class B, receive further levels of testing and screening to ensure extremely high levels of reliability.

SDC/RDC 1740/1741/1742 FUNCTIONAL BLOCK DIAGRAM



MODELS AVAILABLE

The three synchro/resolver-to-digital converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:

Model SDC1740XYZ is a 14-bit converter with an overall accuracy of ± 5.3 arc minutes and a resolution of 1.3 arc minutes.

Model SDC1741XYZ is a 12-bit converter with an overall accuracy of ± 15.3 arc minutes and a resolution of 5.3 arc minutes.

Model SDC1742XYZ is a 12-bit converter with an overall accuracy of ± 8.5 arc minutes and a resolution of 5.3 arc minutes.

Each model has two operating temperature range versions, those covering the industrial temperature range (0 to +70°C) and the extended temperature range (-55°C to +125°C).

The XYZ code defines the option as follows: (X) signifies the operating temperature range, (Y) signifies the reference frequency, (Z) signifies the signal and reference voltage and whether it will accept synchro or resolver format.

More information about the option codes is given under the heading of "Ordering Information".

SPECIFICATIONS (typical @ +25°C unless otherwise specified)

Models	SDC/RDC1740	SDC/RDC1741	SDC/RDC1742
ACCURACY ^{1,2}	± 5.3 arc min	± 15.3 arc min	± 8.5 arc min
RESOLUTION	14 Bits (1LSB = 1.3 arc min)	12 Bits (1LSB = 5.3 arc min)	**
OUTPUT	14-Bits Parallel Natural Binary	12-Bit Parallel Natural Binary	**
SIGNAL & REFERENCE FREQUENCY	400Hz or 2.6kHz	*	*
SIGNAL VOLTAGE (Line-to-Line)	90V, 26V or 11.8V	*	*
SIGNAL INPUT IMPEDANCE			
90V Signal	200k (Resistive)	*	*
26V Signal	57.7k (Resistive)	*	*
11.8V Signal	26k (Resistive)	*	*
REFERENCE VOLTAGE	115V, 26V or 11.8V rms	*	*
REFERENCE IMPEDANCE			
115V Reference	120k (Resistive)	*	*
26V Reference	27k (Resistive)	*	*
11.8V Reference	12.3k (Resistive)	*	*
TRANSFORMER ISOLATION	350V dc	*	*
TRACKING RATE (min)	12 R.P.S.	18 R.P.S.	**
ACCELERATION CONSTANT (K _a)	39,000/sec ²	82,000/sec ²	**
STEP RESPONSE (179° Step for Settling to 1LSB of Error)	150ms	100ms	100ms
POWER LINES			
+ 15V	14mA (typ) 17mA (max)	19mA (typ) 23mA (max)	**
- 15V	14mA (typ) 16mA (max)	19mA (typ) 23mA (max)	**
+ 5V	60mA (typ) 72mA (max)	45mA (typ) 110mA (max)	**
POWER DISSIPATION	0.72 Watts (typ) 0.86 Watts (max)	0.8 Watts (typ) 1.3 Watts (max)	**
DATA LOGIC OUTPUT ³	6 TTL Loads	*	*
BUSY OUTPUT LOGIC LOADING ³	2 TTL Loads	*	*
BUSY LOGIC OUTPUT WIDTH	1.2µs (typ) 3µs (max)	*	*
INHIBIT INPUT (to INHIBIT)	Logic "0" 1 TTL Load	*	*
ENABLE INPUTS (to ENABLE) ⁴	Logic "0" 1 TTL Load	*	*
TEMPERATURE RANGE	Option 5YZ Option 4YZ		
Operating Range	0 to +70°C -55°C to +125°C	*	*
Storage Range	-65°C to +150°C *	*	*
PACKAGE OPTIONS ⁵	Hermetic DIP DH-32E	*	*
WEIGHT	0.8 oz (23 grams)	*	*

NOTES

¹Specified over the appropriate operating temperature range and for:

- (a) ± 10% signal and reference amplitude variation; (b) 10% signal and reference harmonic distortion; (c) + 5% power supply variation; (d) ± 10% variation in reference frequency.

²2.6kHz options accuracy decreases 1 × 1.3 arc min on SDC/RDC1740.

³Schottky logic loading rules apply.

⁴ENABLE M enable most significant 8 bits

ENABLE L enable least significant 4 bits (or 6 bits for SDC/RDC1740).

⁵See Section 13 for package outline information.

*Specifications same as SDC/RDC1740.

**Specifications same as SDC/RDC1741.

Specifications subject to change without notice.

THEORY OF OPERATION

If the unit is a synchro-to-digital converter the 3-4 wire synchro output will be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format.

$$\begin{aligned} \text{i.e., } V_1 &= K E_O \text{ Sin } \omega t \text{ Sin } \theta \\ V_2 &= K E_O \text{ Sin } \omega t \text{ Cos } \theta \end{aligned}$$

Where θ is the angle of the synchro shaft.

If the unit is a resolver-to-digital converter, the 4-wire resolver output will be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.

To understand the conversion process, then assume that the current word state of the up-down counter is ϕ .

The V_1 is multiplied by $\text{Cos } \phi$ and V_2 is multiplied by $\text{Sin } \phi$ to give:

$$\begin{aligned} &K E_O \text{ Sin } \omega t \text{ Sin } \theta \text{ Cos } \phi \\ &\text{and } K E_O \text{ Sin } \omega t \text{ Cos } \theta \text{ Sin } \phi \end{aligned}$$


These signals are subtracted by the error amplifier to give:

$$\begin{aligned} &K E_O \text{ Sin } \omega t (\text{Sin } \theta \text{ Cos } \phi - \text{Cos } \theta \text{ Sin } \phi) \\ \text{or } &K E_O \text{ Sin } \omega t \text{ Sin } (\theta - \phi) \end{aligned}$$

A phase sensitive detector, integrator and Voltage Controlled Oscillator (VCO) form a closed loop system which seeks to null $\text{Sin } (\theta - \phi)$.

When this is accomplished, the word state of the up-down counter (ϕ), equals within the rated accuracy of the converter, the synchro shaft angle θ .

Assuming that the "INHIBIT" is at a logic high state, then the digital word θ will be strobed into the latches $1\mu\text{s}$ after the updown counter has been updated. If the three state "ENABLE" is at a logic low, then the digital output word will be presented to the output pins of the unit.



Functional Diagram of the SDC/RDC1740/1741/1742

DATA TRANSFER

Data transfer from the converters is straightforward.

Consider the timing sequence shown in the timing diagram which assumes that the input to the converter is changing.

From this diagram, it can be seen that there are two ways to transfer data.

One method is to detect the state of the BUSY signal, which is high for up to $1.2\mu\text{s}$ (typical) while the updown counters and latches are settling, and transfer data when it is in a low state.

An alternative method is to use the INHIBIT input. As can be seen from the functional diagram, application of the INHIBIT

prevents the two monostables being triggered and consequently the latches being updated. Therefore, it follows that data will always be valid after $3\mu\text{s}$ has elapsed from the application of the INHIBIT (i.e., taken to logic low). It can also be seen that this method of data transfer is valid regardless of when INHIBIT is applied.

The three-state ENABLE can be used at any time in order to present the data in the latches to the output pins. ENABLE M enables the most significant 8 bits while ENABLE L enables the least significant 4 bits (6 bits in the SDC/RDC1740).

Note that the operation of the internal converter loop cannot be affected in any way by the logic state present on the INHIBIT and ENABLE pins.




Figure 1. Timing Diagram

Bit Number	Weight in Degrees
1 (MSB)	180.0000
2	90.0000
3	45.0000
4	22.5000
5	11.2500
6	5.6250
7	2.8125
8	1.4063
9	0.7031
10	0.3516
11	0.1758
12 (LSB) for 1741/42	0.0879
13	0.0439
14 (LSB) for 1740	0.0220

Table 1. Bit Weight Table

CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, should be connected to the "+15V", "-15V" and "+5V" pins with the common connection to the ground pin "GND". It is suggested that a parallel combination of a $0.1\mu\text{F}$ and a $6.8\mu\text{F}$ capacitor is placed in each of the three positions from "+15V" to "GND", from "-15V" to "GND" and from "+5V" to "GND".

The pin marked "case" is connected electrically to the case and should be taken to a convenient zero volt potential in the system.

The digital output is taken from pin "1" through to pin "12" for the SDC/RDC1741/1742 and pin "1" through to pin "14" for the SDC/RDC1740 where pin "1" is the MSB.

The reference connections are made to "R_{HI}" and "R_{LO}".




Figure 2.




Figure 3.

In the case of a synchro, the signals are connected to "S1", "S2" and "S3" according to the following convention:

$$\begin{aligned} E_{S1-S3} &= E_{RLO-RHI} \sin \omega t \sin \theta \\ E_{S3-S2} &= E_{RLO-RHI} \sin \omega t \sin (\theta + 120^\circ) \\ E_{S2-S1} &= E_{RLO-RHI} \sin \omega t \sin (\theta + 240^\circ) \end{aligned}$$

For a resolver, the signals are connected to "S1", "S2", "S3" and "S4" according to the following convention:

$$\begin{aligned} E_{S1-S3} &= E_{RLO-RHI} \sin \omega t \sin \theta \\ E_{S2-S4} &= E_{RHI-RLO} \sin \omega t \cos \theta \end{aligned}$$

The "BUSY", "INHIBIT" and "ENABLE" pins should be connected as described under the heading "Data Transfer".

RESISTIVE SCALING OF INPUTS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.


This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.

To calculate the values of the external scaling resistors in the case of a synchro converter, add 1.11kΩ per extra volt of signal in series with "S1", "S2" and "S3", and 1kΩ per extra volt of reference in series with "R_{HI}".

In the case of a resolver-to-digital converter, add 2.22kΩ in series with "S1" and "S2" per extra volt of signal and 1kΩ per extra volt of reference in series with "R_{HI}".

DYNAMIC PERFORMANCE

The transfer function of the converter is given below.



Open loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_a}{S^2} \cdot \frac{1 + ST_1}{1 + ST_2}$$

Closed loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + ST_1}{1 + ST_1 + \frac{S^2}{K_a} + \frac{S^3 T_2}{K_a}}$$

Model SDC/RDC1741/1742

$$\begin{aligned} \text{where } k_a &= 82,000 \\ T_1 &= 0.0086 \\ T_2 &= 0.0015 \end{aligned}$$

Refer: - Figures 2 and 3
Model SDC/RDC1740

$$\begin{aligned} \text{where } k_a &= 39,000 \\ T_1 &= 0.013 \\ T_2 &= 0.002 \end{aligned}$$

Refer: - Figures 4 and 5

ACCELERATION ERROR

A tracking converter employing a type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant K_a of the converter.

$$k_a = \frac{\text{Input acceleration}}{\text{Error in output angle}}$$

The numerator and denominator have the same units. K_a does not define maximum acceleration only the error due to acceleration, maximum acceleration is in the region of 5 times the K_a figure.

An example using the K_a of the SDC1742.

Acceleration of 50 revolutions sec⁻² with $K_a = 82,000$

$$\text{error in LSB's} = \frac{50 \times 4096}{82,000} = 2.5 \text{LSB.}$$




Figure 4.




Figure 5.

ABSOLUTE MAXIMUM INPUTS

+V _S ¹ to GND	0V to +17V dc
-V _S ¹ to GND	0V to -17V dc
+5V ²	0V to +5.5V dc
R _{HI} to GND	±350V dc
S ₁ , S ₂ , S ₃ , S ₄ to GND	±350V dc
Case to GND	±20V dc
Any Logical Input	-0.4V to +5.5V dc

CAUTION:

1. Correct polarity voltages must be maintained on the +V_S and -V_S pins.
2. The +5 volt power supply must *never* go below GND potential.

OTHER PRODUCTS

Many other hybrid products concerned with the conversion of synchro data are manufactured by us, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

The *IRDC1732* is a low cost hybrid Inductosyn™ or resolver-to-digital converter with a tri-state latched 12-bit natural binary output.

The *DRC1745* and *DRC1746* are 14- and 16-bit natural binary latched output hybrid digital-to-resolver converters. The accuracies available are ±2 and ±4 arc mins., and the outputs can supply 2VA at 7V rms.

The *DRC1765* and *DRC1766* are 14- and 16-bit natural binary latched input hybrid digital-to-resolver converters. The accuracies available are ±2 and ±4 arc mins., and the outputs of ±10V can supply 4.3mA peak.

The *SDC/RDC1767* and *1768* are hybrid synchro-to-digital converters with transformer isolation similar to the *SDC1740/41* and *42* described on this data sheet with the additional features of analogue velocity output, dc error output and enhanced dynamic characteristics.

As well as this range of hybrid converters we manufacture an extensive range of modular products for synchro data conversion, with operating temperature ranges of 0 to +70°C and -55°C to +105°C.

Inductosyn is a trademark of Farrand Industries Inc.

RELIABILITY

The reliability of these products is very high due to the extensive use custom chip circuits that decreases the active components.

Calculations of the MTBF figure under various environmental conditions are available on request.

As an example of the Mean Time Between Failures (MTBF) calculated according to MIL-HDBK-217D, the curve below shows the MTBF in years versus case temperature in Naval Sheltered conditions for SDC1742.




Figure 6.

PROCESSING FOR HIGH RELIABILITY

STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:

PROCESS	CONDITIONS
1. Pre-Cap Visual Inspection	In-House Criteria
2. Constant Acceleration	5000G
3. Final Electrical Test	Performed at 25°C

Extended temperature range versions receive additional processing as follows:

Burn-In	160 hrs at 125°C
Gross Leak Test	In-House Criteria

ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult the factory.

Option Code	Description
SDC	Synchro-to-Digital Converter
RDC	Resolver to Digital Converter
1740	14-Bit Resolution, ± 5.3 arc min Accuracy
1741	12-Bit Resolution, ± 15.3 arc min Accuracy
1742	12-Bit Resolution, ± 8.5 arc min Accuracy
X	Operating Temperature Range
Y	Reference Frequency
Z	Reference Voltage

Z = 1	Signal	11.8V	Reference	26V	Synchro
Z = 2	Signal	90V	Reference	115V	Synchro
Z = 3	Signal	11.8V	Reference	11.8V	Resolver
Z = 4	Signal	26V	Reference	26V	Resolver
Z = 8	Signal	11.8V	Reference	26V	Resolver
Y = 1	400Hz	Reference Frequency			
Y = 4	2.6kHz	Reference Frequency			
X = 4	-55°C to +125°C	Operating Temperature Range			
X = 5	0 to +70°C	Operating Temperature Range			

1S14/1S24/1S44/1S64

FEATURES

40-Pin Hybrid
Tachogenerator Velocity Output
DC Error Output
Sub LSB Output
Angle Offset Input
Reference Frequency of 2kHz to 10kHz
Logic Outputs for Extension Pitch Counter

APPLICATIONS

Numerical Control of Machine Tools
Feed Forward Velocity Stabilizing Loops
Robotics
Closed Loop Motor Drives
Brushless Tachometry
Single Board Controllers

GENERAL DESCRIPTION

The 1SN4* are hybrid devices that convert standard resolver inputs to digital position and analog velocity outputs. All the essential features for multiturn or multipitch operation are included for numerically controlled machine tool and velocity feedback applications.

Typically the input signals would be obtained from a brushless resolver and the resolver/converter combination gives a parallel absolute angular output word similar to that provided by an absolute encoder. The ratiometric conversion principle of the 1SN4 ensures high noise immunity and tolerance of lead length when the converter is at a distance from the resolver.

The output word is in three-state digital logic form with a high and low byte enable input so that the converter can communicate with an 8- or 16-bit digital highway.

A unique feature of the converter is its internally generated tachogenerator velocity output offering a linear voltage-speed relationship. Only one external resistor is required to scale the velocity output to the users chosen volts/rpm relationship.

Repeatability is 1LSB under constant temperature conditions.

Four resolutions are available all operating over a frequency range of 2kHz to 10kHz.

1S14 is 10-bit up to 40,800 revolutions per minute.


1S24 is 12-bit up to 10,200 revolutions per minute.

1S44 is 14-bit up to 2,550 revolutions per minute.

1S64 is 16-bit up to 630 revolutions per minute.

*N is 1, 2, 4 or 6 depending upon resolution of model.

1S14/1S24/1S44/1S64 FUNCTIONAL BLOCK DIAGRAM



APPLICATIONS

The 1SN4 has been specifically designed for motor position control for the numerically controlled machine and robot industry, using the type 2 servo loop tracking principle that ideally suits these converters to the electrically noisy environment found in these industrial applications.

USER BENEFITS

Allows both velocity and position measurement from a single, low cost, standard, brushless resolver.

80dB dynamic range of velocity output.

0.5% ripple on velocity signal.

0.1% linearity of velocity signal.

Cost effective tachogenerator replacement.

Tracks at 5 to 10 times the rate of equivalent resolution encoders.

Analog output for interpolation between digital codes.

Direction and Ripple Clock (Datum) outputs facilitate revolution counting.

Hybrid construction offering small size and MTBF of >200 years at 50°C GB.

SPECIFICATIONS (typical for both commercial (5Y0) and extended (4Y0) temperature range options @ 25°C and ± 15V or ± 12V power supplies, unless otherwise noted)

Models Parameters	1S14	1S24	1S44	1S64	Units
RESOLVER INPUTS					
Signal Voltage	2.0 ± 5%	*	*	*	V rms
Reference Voltage	2.0 + 50%/- 20%	*	*	*	V rms
Signal & Reference Frequency	2k-10k	*	*	*	Hz
Signal Input Impedance	10(min)	*	*	*	MΩ
Reference Input Impedance	125	*	*	*	kΩ
Allowable Phase Shift (Signal to Reference)	± 10	*	*	*	Degrees
POSITION OUTPUT					
Resolution	10	12	14	16	Bits
1LSB	0.35	0.088	0.022	0.0055	Degrees
Accuracy (max error over temp. range)	5Y0 ± 25.0 (0.42) ± 0.12	± 8.5 (0.14) ± 0.04	± 5.3 (0.09) ± 0.025	± 4.0 (0.07) ± 0.019	Arc-mins (degrees) % F.S.
	4Y0 ± 25.0 (0.42) ± 0.012	± 8.5 (0.14) ± 0.04	± 5.3 (0.09) ± 0.025	± 2.6 (0.04) ± 0.012	Arc-mins (degrees) % F.S.
Digital Position Output Format	Parallel natural binary	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Monotonicity	Guaranteed	*	*	*	
Repeatability	1	*	*	*	LSB
DATA TRANSFER					
Busy Output	Logic "Hi" when Busy	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Busy Width	380 (min) 530 (max)	*	*	*	ns
ENABLE Inputs	Logic "Lo" to Enable	*	*	*	
Load	1	*	*	*	LSTTL
Enable & Disable Times	250 (max)	*	*	*	ns
INHIBIT Input	Logic "Lo" to Inhibit	*	*	*	
Load	1	*	*	*	LSTTL
Direction Output (DIR)	Logic "Hi" when counting up, Logic "Lo" when counting down.	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Ripple Clock (RC)	Negative pulse indicating when internal counters change from all "1's" to all "0's" or vice versa.	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Width	1μ(max) 850n(min)	*	*	*	Secs
DYNAMIC CHARACTERISTICS					
Tracking Rate (min)					
with ± 15V supplies	40,800	10,200	2,550	630	rpm
with ± 12V supplies	34,680	8,670	2,168	536	rpm
Acceleration Constant					
Ka	220,000	*	*	*	Sec ⁻²
Settling time (179° step input)	25 (max)	35 (max)	60 (max)	120 (max)	ms
Bandwidth	230	*	*	*	Hz
VELOCITY OUTPUT					
Polarity	Positive for increasing angle	*	*	*	
Tachogenerator Voltage Scaling	0.25	1	4	16	V/K rpm
Scale Factor Accuracy	± 1 (max)	*	*	*	% of output
Scale Factor Tempco	200 (max)	*	*	*	ppm/°C
Reversion Error	± 0.2 (max)	*	*	*	%
Reversion Error Tempco	50 (max)	*	*	*	ppm/°C
Linearity	0.1	*	*	*	% of output
Over full temp range	0.25 (max)	*	*	*	% of output
Ripple and Noise					
Steady State @ 10kHz (200Hz b/w)	100	150	300	1300	μV rms
Dynamic Ripple (av-pk)	0.5 (max)	*	*	*	% of output
Zero Offset	± 500	*	*	*	μV
Zero Offset Tempco	50 (max)	*	*	*	μV/°C
Output Load	5 (min)	*	*	*	kΩ

Models Parameters	1S14	1S24	1S44	1S64	Units
SPECIAL FUNCTIONS					
DC Error Output Voltage	450	*	*	*	mV/degree
Inter LSB Output	$\pm 1 (\pm 20\%)$	*	*	*	V/LSB
Load	1 (min)	*	*	*	k Ω
Angle Offset Input (over operating temperature range)	$320 (\pm 10\%)$	*	*	*	nA/LSB
Maximum Input	32	*	*	*	LSB
POWER REQUIREMENTS					
Power Supplies					
$\pm V_S$	$\pm 15 (\pm 5\%)$ or $\pm 12 (\pm 5\%)$	*	*	*	V dc
+5V	+4.75 to +5.25	*	*	*	V dc
Power Supply Consumption					
$\pm V_S$	30 (max)	*	*	*	mA
+5V	125 (max)	*	*	*	mA
Power Dissipation	1.5 (max)	*	*	*	W
TEMPERATURE RANGE					
Operating 5Y0 option	0 to +70	*	*	*	$^{\circ}\text{C}$
4Y0 option	-55 to +125	*	*	*	$^{\circ}\text{C}$
Storage 5Y0 option	-55 to +125	*	*	*	$^{\circ}\text{C}$
4Y0 option	-60 to +150	*	*	*	$^{\circ}\text{C}$
DIMENSIONS					
5Y0 option	2.1" \times 1.1" \times 0.195(5.3 \times 28 \times 4.95)	*	*	*	Inches (mm)
4Y0 option	2.14" \times 1.14" \times 0.18(54.4 \times 29 \times 4.6)	*	*	*	Inches (mm)
WEIGHT					
	1 (28)	*	*	*	oz. (grms)

NOTES

*Specifications same as 1S14.
 Specifications subject to change without notice.

ABSOLUTE MAXIMUM INPUTS (with respect to GND)

+V _S ¹	0V to +17V dc
-V _S ¹	0V to -17V dc
+5V ²	0V to +6.0V dc
Reference	$\pm 17V$ dc
Sine	$\pm 17V$ dc
Cosine	$\pm 17V$ dc
Any Logical Input	-0.4V to +5.5V dc

CAUTION:

1. Correct polarity voltages must be maintained on the +V_S and -V_S pins.
2. The +5 volt power supply must *never* go below GND potential.

OPERATION OF THE CONVERTER

The 1SN4 are tracking converters, this means that the output automatically follows the input for speeds up to the maximum tracking rate for the resolution option. No convert command is necessary as the conversion is initiated by each LSB increment for the input. Each LSB increment of the converter initiates a BUSY pulse.

POSITION OUTPUT

The resolver shaft position is represented at the converter output by a natural binary parallel digital word.

The static angular accuracy quoted for each converter type is the worst case error that can occur over the full operating temperature range with the following input conditions:

- Signal input amplitudes within 5% of the nominal values.
- Signal and reference frequency within the specified operating range.
- Phase shift between signal and reference less than 10 degrees.
- Signal and reference waveform harmonic distortion less than 10 percent.


These test conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice the converters can be used well outside these operating conditions providing the following points are observed:

Signal Amplitude (Sine and Cosine Inputs)

The amplitude of the signal inputs should be maintained within 5% of the nominal values if full performance is required from the analog outputs and inputs of the converter such as velocity, inter LSB position and angle offset.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than 10% will result in a dramatic loss in accuracy due to internal overload. Reducing level will result in a steady decline in accuracy. With the signal levels at 50% of the correct value, the angular error will increase to an amount equivalent to 1.3LSB. At this level the repeatability will also degrade to 2LSB and the dynamic response will also change, since the factor K_a is proportional to signal level.

PIN CONNECTIONS



NOTES

- "R_{Ext}" SHOULD BE CONNECTED TO "VEL" WHEN NO SCALING REQUIRED
- CASE PIN CONNECTED ON 460 OPTION ONLY.

Signal and Reference Frequency

Any frequency within the specified range of the converter may be used. It should be noted that the same frequency must be used on both inputs.

Reference Voltage Level

The amplitude of the reference signal applied to the converter's input is very uncritical, however it is essential that the zero crossing points are maintained in the correct place to drive the converter's phase sensitive detector.

Harmonic Distortion

The amount of harmonic distortion allowable on the signal and reference lines mainly depends on the type of transducer being used.

Square and triangle waveforms can be used but the input levels should be adjusted so that the average value after rectification is 1.9 volts. (For example – a square wave should be 1.9V peak).

Note: The figure specified of 10% harmonic distortion is for calibration convenience only.

Phase Shift (Between Signal and Reference)

See Section on "Dynamic Accuracy vs. Resolver Phase Shift".

DATA TRANSFER

BUSY Output:

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the analog equivalent of an LSB and the internal counter is incremented or decremented.

INHIBIT Input:

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

Note: With the INHIBIT input pin in the "Hi" TTL state, data will be transferred automatically to the output latches.

ENABLE Inputs:

Two ENABLE inputs are provided, ENABLE M for the most significant 8-bits and ENABLE L for the least significant remainder. These ENABLES determine the state of the output data. A TTL logic "Hi" maintains the output data pins in a high impedance condition, the application of a logic "Lo" presents the data in the latches to the output pins. The operation of these ENABLES has no effect on the conversion process.

Two methods are available for transferring data, by using the inputs and outputs described.

One method is to transfer data when the BUSY is in a "Lo" state or clock the data out on the trailing edge of the BUSY pulse. Both the INHIBIT and the ENABLES must be in their correct state of "Hi" and "Lo's" respectively.

The alternative method is to use the INHIBIT input. Data will always be valid one microsecond after the application of a logic "Lo" to the INHIBIT. This is regardless of the time when the INHIBIT is applied.




Figure 1. Timing Diagram

RIPPLE CLOCK (RC) and DIRECTION (DIR) Outputs:

As the digital output of the converter passes through the major carry, i.e. all "1's" to all "0's" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.

The DIRECTION (DIR) logic output indicates the direction of input rotation and this data is always valid in advance of the RIPPLE CLOCK pulse, and stays valid until the direction changes (see Timing Diagram – Figure 1).

These two logic outputs are provided so that the user can count the input revolutions or pitches. An external extension counter is required. Figure 7 shows the application circuit which should be used to perform this counting function.

Note: CMOS external counters can be used (see Figure 2) but it is not advisable as great care must be taken to keep stray capacitances low because of the high tracking rate of the converter.

VELOCITY OUTPUT

The tracking conversion technique produces an internal signal at the input to the voltage controlled oscillator (VCO) that is proportional to the rate of the input angle. In the 1SN4 series additional circuitry is included to linearize this signal, which is closely characterized, producing a high quality tachogenerator velocity output at the VELOCITY (VEL) pin.

This analog tachogenerator velocity output is resistively scaled internally to give a full scale output of ±10V dc at the specified tracking rate for the converter.




Figure 2. CMOS External Counter

However, a full scale output of ±10V dc can be obtained for lower speeds by changing the gain of the internal scaling amplifier using only one external resistor. The external resistor, R_{EXT}, should be connected between "R_{EXT}" pin and the GND REF pin, and calculated using the following equation.

$$R_{EXT} = \frac{10 \times A}{B - A} \text{ k}\Omega$$

Where A = required rps to be represented by ±10V FS and B = specified rps for the converter.

Note: A cannot be greater than B and for unity gain "VEL" and "R_{EXT}" pins should be linked (no external resistor required).

When the external resistor facility is used to provide large magnifications there is an additional velocity output offset generated due to the inevitable common ground impedance inherent with a single ground connection point. While these offsets will still be in spec, they can be code dependent. They can be minimized by taking the external scaling resistor from "R_{EXT}" to GND REF instead of "GND". This means that the velocity output will be unaffected by the varying current drawn from the +5V supply as the digital output changes.

Ripple and noise on the velocity signal consists of two components – steady state noise and dynamic noise.

Steady state noise – this is internally generated noise produced by the converter's circuitry and is the only noise signal present under static input conditions.

Dynamic noise – this is the noise produced, in addition to steady state noise, under dynamic operating conditions.

The two main components of the dynamic noise signal are due to the "non-zero" angular error of the resolver/converter combination. The figures given in the specification are typical for a size 11, 7 arc-minutes, brushless resolver.

It should be noted that when operating at low tracking rates it is critical to maintain the signal input voltage at its nominal value in order to keep the noise level on the velocity signal to an absolute minimum. The effect of variation in signal voltage at low tracking rates is to produce low energy spikes on the velocity output on the rising edge of the BUSY pulse. The amplitude of these spikes will be in the region of 30µV per percent variation in signal input voltage level.

Note: The velocity signal output and max tracking rate derates by 15% (max) for operation with ±12 volt power supplies.

SPECIAL FUNCTIONS

DC Error: The signal at the output of the phase sensitive detector is the input to the internal nulling loop and hence is proportional to the error between the input angle and the output digital angle. As the converters are a type 2 servo loop, this DC ERROR signal will increase if the output angle fails to track the input for any reason. It is therefore an indication that the input has exceeded the maximum tracking rate of the converter, or, due to some internal malfunction, the converter is unable to reach a null. By the use of two external comparators this voltage can be used as a "built in test".

INTER LSB Output: In order to overcome the "free play" inherent in a servo system using digitized position feedback, an analog output voltage is available representing the resolver shaft position within the least significant bit of the digital angle output.

The output is therefore proportional to the inter LSB resolved position with a maximum output representing 1LSB.




Figure 3


Figure 3 illustrates how the INTER LSB output compensates for the instances where, due to hysteresis, there is no change in the digital count output for 1LSB change in input angle. The sum of the digital count output and INTER LSB output equals the actual input angle.

ANGLE OFFSET Input: A unique feature of the 1SN4 series of converter is their angle offset input which allows the user to electrically "rotate" the input shaft of the resolver.

Injecting a current of 320nA into the angle offset input pin will offset the digital output of the converter by 1LSB relative to the angle defined by the resolver inputs. It is recommended that an offset equivalent to no greater than 30LSB's be applied to this input.

DYNAMIC PERFORMANCE

The transfer function of the converter is given below.



Positional Transfer Function:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_1 K_2}{s^2} \cdot \frac{1 + sT_1}{1 + sT_2} \text{ Open Loop}$$

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + sT_1}{1 + sT_1 + \frac{s^2}{K_1 K_2} + \frac{s^3 T_2}{K_1 K_2}} \text{ Closed Loop}$$

where $K_1 K_2 = K_a$

Tachogenerator Transfer Function:

$$\frac{\text{Tachogenerator Output}}{\theta_{IN}} = \frac{K_1(1 + sT_1)}{s(1 + sT_2)} \text{ Open Loop}$$

$$\frac{\text{Tachogenerator Output}}{\theta_{IN}} = \frac{s(1 + sT_1)}{K_2(1 + sT_1) + \frac{s^2}{K_1} + \frac{s^3 T_2}{K_1}} \text{ Closed Loop}$$

Where: $K_1 = 3.23$
 $K_2 = 68.2 \times 10^3$
 $K_a = 220 \times 10^3$
 $T_1 = 4.46\text{ms}$
 $T_2 = 0.21\text{ms}$

Refer: Figures 4 and 5




Figure 4. Gain Plot




Figure 5. Phase Plot

DYNAMIC ACCURACY VS. RESOLVER PHASE SHIFT

Under static operating conditions phase shift between signal and reference lines theoretically does not effect the converter's static accuracy.

However, when rotating, most resolvers, particularly those of the brushless type, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:


$$\frac{\text{Shaft Speed (RPS)} \times \text{Phase Shift (DEGS)}}{\text{Reference Frequency}}$$

For example, for a phase shift of 20°, a shaft rotation of 22rps and a reference frequency of 5kHz, the converter will exhibit an additional error of:

$$\frac{20 \times 22}{5000} = 0.088^\circ$$

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver.

Note: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.



- NOTES
1. GND, GND REF AND AGND ARE INTERNALLY CONNECTED.
 2. EACH SUPPLY SHOULD BE DECOUPLED WITH 100nF CERAMIC CAPACITOR IN PARALLEL WITH A 5µF TANTALUM CAPACITOR.
 3. REXT IS EXTERNAL TACHOGENERATOR SENSITIVITY SCALING RESISTOR (IF REQUIRED) - SEE TEXT UNDER HEADING "VELOCITY OUTPUT".
 4. R1 AND R2 ARE ANGLE OFFSET INPUT SCALING RESISTORS (IF REQUIRED) - SEE TEXT.
 5. CASE PIN CONNECTED ON 460 OPTION ONLY.
 6. POSSIBLE USE AS BUILT-IN TEST EQUIPMENT. (SEE HEADING "SPECIAL FUNCTIONS".)

Figure 6. Electrical Connections




Figure 7. Connections for Use with Inductosyn "LS" External Counters

CONNECTING THE CONVERTER

The electrical connection of the converter is straight-forward. The power supply voltages connected to +VS and -VS pins can be ±12V to ±15V but must not be reversed. The +5V supply connects to the +5V pin and should not be allowed to become negative with respect to the GND pin.

It is suggested that decoupling capacitors are connected in parallel between the power lines (+VS, -VS and +5V) and GND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The converter has some H/F decoupling provided internally, as well as input protection on the signal and reference inputs.

The resolver connections are made to the sine and cosine inputs, reference and analog ground as shown in the electrical connection diagram (Figure 6).

PROCESSING FOR HIGH RELIABILITY

STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:

Process	Condition
1. Pre-Cap Visual Inspection	In-House Criteria
2. Burn-In	70°C
3. Constant Acceleration	5000G
4. Gross Leak Test	In-House Criteria
5. Final Electrical Test	Performed at 25°C



HIGH REL PROCESSING

All models ordered to high reliability requirements will be identified with a B suffix, and will have received the following processing:


1. Internal visual inspection
2. Stabilization bake, 24 hours at 150°C
3. Temperature cycling, -65°C to +150°C
4. Constant acceleration, 5000g
5. Powered burn-in, 160 hours at 125°C
6. Final electrical test at T_{MIN} and T_{MAX}
7. Seal test, fine and gross
8. External visual inspection

OUTLINE DIMENSIONS PACKAGING SPECIFICATIONS

Dimensions shown in inches and (mm).



ORDERING INFORMATION




1S20/1S40/1S60/1S61

FEATURES

Low Cost
32-Pin Hybrid
High Tracking Rate 170rps at 12 Bits
Velocity Output
DC Error Output
Logic Outputs for Extension Pitch Counter

APPLICATIONS
Numerical Control of Machine Tools
Robotics

1S20/1S40/1S60/1S61 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The 1S20/40/60/61 are a series of low cost hybrid converters with a high tracking rate and all essential features for numerically controlled machine applications. These converters are housed in a 32-pin triple DIP ceramic package measuring $1.1" \times 1.7" \times 0.205"$ ($28 \times 43.2 \times 5.2\text{mm}$).

The 1S20/40/60/61 convert resolver format input signals into a parallel natural binary digital word. Typically, these signals would be obtained from a brushless resolver and the resolver/converter combination gives a parallel absolute angular output word similar to that provided by an absolute encoder. The ratiometric conversion principle of the 1S20/40/60/61 series ensures high noise immunity and tolerance of lead length when the converter is at a distance from the resolver.

The output word is in three-state digital logic form with a high and low byte enable input so that the converter can communicate with an 8- or 16-bit digital highway. In this series there are 12-, 14- and two 16-bit resolution (± 4 arc mins and ± 10 arc mins accuracy) models available.

Repeatability is 1LSB for all models under constant temperature conditions.

The 1S20/40/60/61 are available with three frequency options covering the range 400Hz to 10kHz.

Models Available

Four models are available in this range and three frequency options for each model.

1S20 is a 12-bit up to 170 revolutions per second
1S40 is a 14-bit up to 42.5 revolutions per second
1S60 is a 16-bit up to 10.5 revolutions per second
1S61 is a 16-bit up to 10.5 revolutions per second

APPLICATIONS/USER BENEFITS

The 1S20/40/60/61 has been specifically designed for the numerically controlled machine and robot industry. Using the type 2 servo loop tracking principle ideally suits these converters to the electrically noisy environment found in these industrial applications.

By using hybrid construction techniques, small size, low power and high reliability are further benefits offered by these converters. This small size with the three-state digital outputs makes these converters ideal for multichannel operation.

The layout of the connections simplifies the parallel connection to a digital highway.

The provision of the digital outputs of DIRECTION and RIPPLE CLOCK allow simple extension counters for multi-pitch operation to be implemented.

Analog outputs of velocity and dc error for control loop stabilization and bite (built in test) provide two more features required in these applications.

SPECIFICATIONS (typical @ +25°C, unless otherwise specified)

Models	1S20	1S40	1S60	1S61	Units
RESOLUTION	12	14	16	16	Bits
ACCURACY ¹	± 8.5	± 5.3	± 4.0	± 10	arc-mins
REPEATABILITY ²	1	*	*	*	LSB
SIGNAL AND REFERENCE FREQUENCY ³	400-10k	*	*	*	Hz
DIGITAL OUTPUT	Parallel natural binary				
Max Load	20	*	*	*	LSTTL
TRACKING RATE (min)					
400Hz - 2.6kHz	50	12.5	3.0	3.0	rps
2.6kHz - 5kHz	90	22.5	5.5	5.5	rps
5kHz - 10kHz	170	42.5	10.5	10.5	rps
SETTLING TIME					
400Hz - 2.6kHz	150	180	350	350	ms
2.6kHz - 5kHz	40	50	130	130	ms
5kHz - 10kHz	20	25	60	60	ms
ACCELERATION CONSTANT (K _a)					
400Hz - 2.6kHz	9,500	*	*	*	sec ⁻²
2.6kHz - 5kHz	144,000	*	*	*	sec ⁻²
5kHz - 10kHz	713,000	*	*	*	sec ⁻²
SIGNAL VOLTAGE	2.0	*	*	*	V rms
SIGNAL INPUT IMPEDANCE	> 10	*	*	*	MΩ
REFERENCE VOLTAGE	2.0	*	*	*	V rms
REFERENCE INPUT IMPEDANCE	125	*	*	*	kΩ
ALLOWABLE PHASE SHIFT ⁴ (Signal to Reference)	± 10	*	*	*	Degrees
BUSY OUTPUT ⁵	Logic "Hi" when Busy				
Max Load	20	*	*	*	LSTTL
BUSY WIDTH	430	*	*	*	ns
ENABLE INPUTS	Logic "Lo" to ENABLE				
Load	1	*	*	*	LSTTL
ENABLE AND DISABLE TIMES	120(typ) 220(max)	*	*	*	ns ns
INHIBIT INPUT	Logic "Lo" to INHIBIT				
Load	1	*	*	*	LSTTL
DIRECTION OUTPUT (DIR) ⁵	Logic "Hi" when counting up Logic "Lo" when counting down				
Max Load	20	*	*	*	LSTTL
RIPPLE CLOCK ⁵	Negative pulse indicating when internal counters change from all "1's" to all "0's" or vice versa.				
Max Load	20	*	*	*	LSTTL
VELOCITY OUTPUT ⁶ (at specified min tracking rate).					
Polarity	positive for increasing angle	*	*	*	-
Output Voltage ⁷	± 10	*	*	*	V dc
Accuracy	± 10	*	*	*	% FSD
Zero Offset	± 8	*	*	*	mV
DC ERROR OUTPUT VOLTAGE ⁶	40	10	2.5	2.5	mV/LSB
POWER SUPPLIES					
+V _S	+ 11.5 to + 16	*	*	*	V
-V _S	- 11.5 to - 16	*	*	*	V
+5V	+ 4.75 to + 5.25	*	*	*	V
POWER SUPPLY CONSUMPTION ⁷					
+V _S	20, 30 (max)	*	*	*	mA
-V _S	20, 30 (max)	*	*	*	mA
+5V	105, 125 (max)	*	*	*	mA
POWER DISSIPATION ⁷	1.1, 1.5 (max)	*	*	*	W
TEMPERATURE RANGE					
Operating	0 to + 70	*	*	*	°C
Storage	- 55 to + 125	*	*	*	°C
PACKAGE OPTION ⁸	DH-32E	*	*	*	
WEIGHT	1(28)	*	*	*	oz. (grms)

NOTES

¹Specified over the operating temperature range and for:

- ± 10% signal and reference amplitude variation.
- 10% signal and reference harmonic distortion.
- ± 10% on frequency range of option.

²Specified at constant temperature. Over the operating temperature range, worst case repeatability could be up to 1.5 arc mins for all models.

³See frequency range options.

⁴For no additional error with a static input, see "Dynamic Accuracy vs. Resolver Phase Shift"

⁵See timing diagram.

⁶These outputs should be connected via buffers or comparator inputs (max load 100pF).


⁷± V_S = ± 15 volts.

⁸See Section 13 for package outline information.

*Specifications same as 1S20.

Specifications subject to change without notice.

FUNCTIONAL DIAGRAM



BIT WEIGHT TABLE

Bit Number	Weight in Degrees
1 (MSB)	180.0000
2	90.0000
3	45.0000
4	22.5000
5	11.2500
6	5.6250
7	2.8125
8	1.4063
9	0.7031
10	0.3516
11	0.1758
12	0.0879
13	0.0440
14	0.0220
15	0.0110
16	0.0055

THEORY OF OPERATION

The sine and cosine signals are applied to the signal input.

$$V_1 = K E_O \sin \omega t \sin \theta$$

$$V_2 = K E_O \sin \omega t \cos \theta$$

Where θ is the angle of the resolver shaft or the distance through a particular pitch of the Inductosyn™.

To understand the conversion process, then assume that the current word state of the up-down counter is ϕ .

V_1 is multiplied by $\cos \phi$ and V_2 is multiplied by $\sin \phi$ to give:

$$K E_O \sin \omega t \sin \theta \cos \phi$$

$$\text{and } K E_O \sin \omega t \cos \theta \sin \phi$$

These signals are subtracted by the error amplifier to give:

$$K' E_O \sin \omega t (\sin \theta \cos \phi - \cos \theta \sin \phi)$$

$$\text{or } K' E_O \sin \omega t \sin (\theta - \phi)$$

A phase sensitive detector, integrator and Voltage Controlled Oscillator (VCO) form a closed loop system which seeks to null $\sin (\theta - \phi)$.

When this is accomplished, the word state of the up-down counter (ϕ), equals, within the rated accuracy of the converter, the resolver shaft angle θ .

OPERATION OF THE CONVERTER

The 1S20/40/60/61 are tracking converters, this means that the output automatically follows the input for speeds up to the maximum tracking rate for the frequency option specified. No convert command is necessary as the conversion is initiated by each LSB increment of the input. Each LSB increment of the converter initiates a BUSY pulse.

As the digital output of the converter passes through the major carry; i.e., all "1's" to all "0's" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.

The direction of input rotation is indicated by the DIRECTION (DIR) logic output. This direction data is *always* valid in advance of a RIPPLE CLOCK pulse.

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and therefore does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

Two ENABLE inputs are provided, ENABLE M for the Most Significant 8 bits and ENABLE L for the Least Significant remainder. The operation of these enables has no effect on the conversion process.

The tracking conversion technique produces an internal signal at the input to the VCO that is proportional to the rate of the input angle. This is a bipolar dc analog signal that is made available at the VELOCITY (VEL) pin. As this is an internal control signal it is not closely characterized.

The signal at the output of the phase sensitive detector is the input to the internal nulling loop and hence is proportional to the error between the input angle and the output digital angle. As the converter is a type 2 servo loop, this DC ERROR signal will increase if the output angle fails to track the input for any reason, it is therefore an indication that the input has exceeded the maximum tracking rate of the converter or due to some internal malfunction, the converter is unable to reach a null. By the use of two external comparators this voltage can be used as a "built in test".

NOTE: The DC ERROR voltage has no internal filtering.

™Inductosyn is a registered trademark of Farrand Industries, Inc.




Figure 1. Electrical Connections




Figure 2. Connections for Use with Industosyn/LS External Counters

CONNECTING THE CONVERTER

The electrical connection of the converter is straight-forward. The power supply voltages connected to $+V_S$ and $-V_S$ pins can be $\pm 12V$ to $\pm 15V$ but must not be reversed. The $+5V$ supply connects to the $+5V$ pin and should not be allowed to become negative with respect to the GND pin.

It is suggested that decoupling capacitors of 100nF are connected in parallel between the power lines ($+V_S$, $-V_S$ and $+5V$) and GND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter (refer to Figure 1).

The converter has some H/F decoupling provided internally, as well as input protection on the signal and reference inputs.

The resolver connections are made to the sine and cosine inputs, reference and analog ground as shown in the electrical connection diagram (Figure 1).




Figure 3. Timing Diagram




Figure 4. CMOS External Counter

DATA TRANSFER

The readiness of the converter for data transfer is given by the state of the BUSY output. The signal appearing on the BUSY output pin is a series of pulses of TTL levels when the angular input of the converter is changing. A BUSY pulse is initiated each time the input moves by an LSB and the internal counter is incremented or decremented. With the $\overline{\text{INHIBIT}}$ input pin in the "Hi" TTL state, data will be transferred automatically to the output latches.

The $\overline{\text{ENABLE}}$ input pin determines the state of the output data. A TTL logic "Hi" maintains the output data pins in a high impedance condition, the application of a logic "Lo" presents the data in the latches to the output pins.

From the above it can be seen that there are two methods available for transferring data.

One method is to transfer data when the BUSY is in a "Lo"

state or clock the data out on the trailing edge of the BUSY pulse. Both the $\overline{\text{INHIBIT}}$ and the $\overline{\text{ENABLE}}$ must be in their correct state of "Hi" and "Lo's" respectively.


The alternative method is to use the $\overline{\text{INHIBIT}}$ input. Data will always be valid one microsecond after the application of a logic "Lo" to the $\overline{\text{INHIBIT}}$. This is regardless of the time when the $\overline{\text{INHIBIT}}$ is applied.

In order to count input revolutions or pitches, an external extension counter is required. A circuit performing this function is shown in Figure 2.

The DIRECTION (DIR) and RIPPLE CLOCK (RC) logic outputs should always be used in the manner shown in the application circuit. We recommend the circuit in Figure 2 to be used as the circuit in Figure 4 uses CMOS and great care must be taken to keep the stray capacitances low because of the high tracking rate of the converter.

DYNAMIC PERFORMANCE

The transfer function of the converter is given below.



Open loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_a}{S^2} \cdot \frac{1 + ST_1}{1 + ST_2}$$

Closed loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + ST_1}{1 + ST_1 + \frac{S^2}{K_a} + \frac{S^3 T_2}{K_a}}$$

1S20/1S40/1S60/1S61 (typical values)

Option Constant	510	550	560
K_a	9,500	144,000	713,000
T_1	17.4ms	4.1ms	1.85ms
T_2	2.6ms	0.6ms	0.25ms
Gain Plot	Figure 5	Figure 7	Figure 9
Phase Plot	Figure 6	Figure 8	Figure 10




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10

ACCELERATION ERROR

A tracking converter like the 1S20 employing a type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant K_a of the converter.

$$K_a = \frac{\text{Input acceleration}}{\text{Error in output angle}}$$

The numerator and denominator have the same units. K_a does not define maximum acceleration only the error due to acceleration, maximum acceleration is in the region of 10 times the K_a figure (deg/sec²).

An example using the K_a of the 1S60/560

Acceleration of 33 revolutions sec⁻² with $K_a = 713,000$

Additional error = 1 arc-min

DYNAMIC ACCURACY VS. RESOLVER PHASE SHIFT

Most resolvers, particularly those of the brushless type, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

$$\frac{\text{Shaft Speed (RPS)} \times \text{Phase Shift (DEGS)}}{\text{Reference Frequency}}$$

For example, for a phase shift of 20°, a shaft rotation of 22rps and a reference frequency of 5kHz, the converter will exhibit an additional error of:

$$\frac{20 \times 22}{5000} = 0.088^\circ$$

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver.

PROCESSING FOR HIGH RELIABILITY

STANDARD PROCESSING


As part of the standard manufacturing procedure, all converters receive the following processing:

Process	Condition
1. Pre-Cap Visual Inspection	In-House Criteria
2. Burn-In	70°C
3. Constant Acceleration	5000G
4. Gross Leak Test	In-House Criteria
5. Final Electrical Test	Performed at 25°C

MEAN TIME BETWEEN FAILURES (MTBF)

The reliability of these products is very high due to the extensive use of custom chip circuitry. For details of MTBF figures under particular conditions please consult the factory.

The graph below shows the typical variation of MTBF with temperature for the 1S20, under ground benign environment.



ABSOLUTE MAXIMUM INPUTS (with respect to GND)


- + V_s^1 0V to +17V dc
- V_s^1 0V to -17V dc
- + $5V^2$ 0V to +7.0V dc
- Reference ±17V dc
- Sine ±17V dc
- Cosine ±17V dc
- Any Logical Input -0.4V to +5.5V dc

CAUTION:

1. Correct polarity voltages must be maintained on the + V_s and - V_s pins.
2. The +5 volt power supply must *never* go below GND potential.

5

PIN CONFIGURATION




OTHER PRODUCTS

IRDC1732 – Inductosyn™/Resolver to Digital Converter (Hybrid)
IPA1751 – Inductosyn™ Pre-Amplifier
OSC1754 – Power Oscillator
OSC1758 – Power Oscillator (Hybrid)
IPA1764 – Inductosyn™ Pre-Amplifier (Hybrid)
MCI1794 – 3 Channel Inductosyn™/Resolver
to Digital Converter (Multibus Compatible Card)

™Inductosyn is a registered trademark of Farrand Industries, Inc.

ORDERING INFORMATION



FEATURES

40-Pin Hybrid
Tachogenerator Velocity Output
User Selectable Resolution
DC Error Output
Sub LSB Output
Angle Offset Input
Reference Frequency of 2kHz to 10kHz
Logic Outputs for Extension Pitch Counter

APPLICATIONS

Numerical Control of Machine Tools
Feed Forward Velocity Stabilizing Loops
Robotics
Closed Loop Motor Drives
Brushless Tachometry
Single Board Controllers

GENERAL DESCRIPTION

The 1S74 is a hybrid device that converts standard resolver inputs to digital position and analog velocity outputs. All the essential features of multiturn or multipitch operation are included for numerically controlled machine tool and velocity feedback applications.

Typically, the input signal would be obtained from a brushless resolver and the resolver/converter combination gives a parallel absolute angular output word similar to that provided by an absolute encoder. The ratiometric conversion principle of the 1S74 ensures high noise immunity and tolerance of lead length when the converter is at a distance from the resolver.

In conjunction with the IPA1764 preamplifier, the 1S74 is also suitable for use with Inductosyns®.

The output word is in three-state digital logic form with a high and low byte enable input so that the converter can communicate with an 8- or 16-bit digital highway.


A unique feature of the converter is its internally generated tachogenerator velocity output offering a linear voltage-speed relationship. Only one external resistor is required to scale the velocity output to the user's chosen volts/rpm relationship.

Repeatability is 1LSB under constant temperature conditions.

The resolution of the 1S74 converter is user selectable by means of applying a specific binary code to two of the converter's pins.

Four resolutions can be selected, all operating over a frequency range of 2kHz to 10kHz.

10 bit up to 40,800 revolutions per minute.
 12 bit up to 10,200 revolutions per minute.
 14 bit up to 2,550 revolutions per minute.
 16 bit up to 630 revolutions per minute.

1S74 FUNCTIONAL BLOCK DIAGRAM

APPLICATIONS

The 1S74 has been designed for motor position control in the CNC, robotic and military fields. The use of a type 2 tracking servo loop circuit with high inherent noise immunity, makes the product ideally suited to these applications.

USER BENEFITS

Allows both velocity and position measurement from a single, low cost, standard, brushless resolver.

80dB dynamic range of velocity output.

0.5% ripple on velocity signal.

0.1% linearity of velocity signal.

Cost effective tachogenerator/encoder replacement.

Tracks at 5 to 10 times the rate of equivalent resolution encoders.

Analog output for interpolation between digital codes.

Direction and Ripple Clock (Datum) outputs facilitate revolution counting.

Hybrid construction offering small size and MTBF of >200 years at 50°C GB.

MIL operating temperature range and spec. options available.

Inductosyn® is a registered trademark of Farrand Industries, Inc.

SPECIFICATIONS

(typical for both commercial (5Y0) and extended (4Y0) temperature range options
@ 25°C and ± 15V or ± 12V power supplies, unless otherwise noted)

Resolution	10 Bits	12 Bits	14 Bits	16 Bits	Units
RESOLVER INPUTS					
Signal Voltage	2.0 (± 5%)	*	*	*	V rms
Reference Voltage	2.0 (+ 50% - 20%)	*	*	*	V rms
Signal & Reference Frequency	2k - 10k	*	*	*	Hz
Signal Input Impedance	10 (min)	*	*	*	MΩ
Reference Input Impedance	125	*	*	*	kΩ
Allowable Phase Shift (Signal to Reference)	± 10	*	*	*	Degrees
POSITION OUTPUT					
Resolution	10	12	14	16	Bits
1LSB	0.35	0.088	0.022	0.0055	Degrees
Accuracy (maximum error over temperature range)					
5Y0	± 25.0 (0.42)	± 8.5 (0.14)	± 5.3 (0.09)	± 4.0 (0.07)	arc-mins (degrees)
	± 0.12	± 0.04	± 0.025	± 0.019	% F.S.
4Y0	± 25.0 (0.42)	± 8.5 (0.14)	± 5.3 (0.09)	± 2.6 (0.04)	arc-mins (degrees)
	± 0.12	± 0.04	± 0.025	± 0.012	% F.S.
Digital Position Output Format	Parallel natural binary	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Monotonicity	Guaranteed	*	*	*	
Repeatability	1	*	*	*	LSB
DATA TRANSFER					
Busy Output	Logic "Hi" when busy	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Busy Width	380 (min) 530 (max)	*	*	*	ns
ENABLE INPUTS					
	Logic "Lo" to enable	*	*	*	
Load	1	*	*	*	LSTTL
Enable & Disable Times	250 (max)	*	*	*	ns
INHIBIT INPUT					
	Logic "Lo" to inhibit	*	*	*	
Load	1	*	*	*	LSTTL
Direction Output (DIR)	Logic "Hi" when counting up, logic "Lo" when counting down.				
Load	6 (max)	*	*	*	LSTTL
Ripple Clock (RC)	Negative pulse indicating when internal counters change from all "1's" to all "0's" or vice versa.				
Load	6 (max)	*	*	*	LSTTL
Width	1μ (max) 850n (min)	*	*	*	secs
DYNAMIC CHARACTERISTICS					
Tracking Rate					
with ± 15V Supplies	40,800 (min)	10,200 (min)	2,550 (min)	630 (min)	rpm
with ± 12V Supplies	34,680 (min)	8,670 (min)	2,168 (min)	536 (min)	rpm
Acceleration Constant					
K _a	220,000	*	*	*	sec ⁻²
Settling Time (179° step input)	25 (max)	35 (max)	60 (max)	120 (max)	ms
Bandwidth	230	*	*	*	Hz
VELOCITY OUTPUT					
Polarity	Positive for increasing angle	*	*	*	
Tachogenerator Voltage Scaling	0.25	1.00	4	16	V/K rpm
Scale Factor Accuracy	± 1 (max)	*	*	*	% of output
Scale Factor Tempco	200 (max)	*	*	*	ppm/°C
Reversion Error	± 0.2 (max)	*	*	*	%
Reversion Error Tempco	50 (max)	*	*	*	ppm/°C
Linearity	0.1	*	*	*	% of output
Over Full Temperature Range	0.25 (max)	*	*	*	% of output
Ripple and Noise					
Steady State (200Hz B/W)	100	150	300	1300	μV rms
Dynamic Ripple (av-pk)	0.5 (max)	*	*	*	% of output
Zero Offset	± 500	*	*	*	μV
Zero Offset Tempco	50 (max)	*	*	*	μV/°C
Output Load	5 (min)	*	*	*	KΩ

Resolution	10 Bits	12 Bits	14 Bits	16 Bits	Units
SPECIAL FUNCTIONS					
dc Error Output Voltage	450	*	*	*	mV/deg
Inter LSB Output Load	$\pm 1 (\pm 20\%)$ 1k (min)	*	*	*	V/LSB Ω
Angle Offset Input (over operating temperature range)	$320 (\pm 10\%)$	*	*	*	nA/LSB
Maximum Input	32	*	*	*	LSB
POWER REQUIREMENTS					
Power Supplies					
$\pm V_S$	$\pm 15 (\pm 5\%)$ or $\pm 12 (\pm 5\%)$	*	*	*	V dc
+5V	+4.75 to +5.25	*	*	*	V dc
Power Supply Consumption					
+ V_S	30 (max)	*	*	*	mA
- V_S	30 (max)	*	*	*	mA
+5V	125 (max)	*	*	*	mA
Power Dissipation	1.5 (max)	*	*	*	W
TEMPERATURE RANGE					
Operating 5YO Option	0 to +70	*	*	*	$^{\circ}\text{C}$
4YO Option	-55 to +125	*	*	*	$^{\circ}\text{C}$
Storage 5YO Option	-55 to +125	*	*	*	$^{\circ}\text{C}$
4YO Option	-60 to +150	*	*	*	$^{\circ}\text{C}$
DIMENSIONS					
5YO Option	$2.1 \times 1.1 \times 0.195$ ($53.5 \times 28 \times 4.95$)	*	*	*	Inches (mm)
4YO Option	$2.14 \times 1.14 \times 0.18$ ($54.5 \times 29 \times 4.6$)	*	*	*	Inches (mm)
WEIGHT	1 (28)	*	*	*	oz. (grams)

Specifications subject to change without notice.

ABSOLUTE MAXIMUM INPUTS (with respect to GND)


+ V_S^1	0V to +17V dc
- V_S^1	0V to -17V dc
+5V ²	0V to +6.0V dc
Reference	± 17 V dc
Sine	± 17 V dc
Cosine	± 17 V dc
Any Logical Input	-0.4V to +5.5V dc

CAUTION:

1. Correct polarity voltages must be maintained on the + V_S and - V_S pins.
2. The +5 volt power supply must *never* go below GND potential.

5

FUNCTIONAL DIAGRAM



OPERATION OF THE CONVERTER

The 1S74 is a tracking converter, this means that the output automatically follows the input for speeds up to the maximum tracking rate for the resolution option. No convert command is necessary as the conversion is initiated by each LSB increment of the input. Each LSB increment of the converter initiates a BUSY pulse.

POSITION OUTPUT

The resolver shaft position is represented at the converter output by a natural binary parallel digital word.

The static angular accuracy quoted for each converter type is the worst case error that can occur over the full operating temperature range with the following input conditions:

- Signal input amplitudes within 5% of the nominal values.
- Signal and reference frequency within the specified operating range.
- Phase shift between signal and reference less than 10 degrees.
- Signal and reference waveform harmonic distortion less than 10 percent.


These test conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the converters can be used well outside these operating conditions providing the following points are observed.

SIGNAL AMPLITUDE (SINE AND COSINE INPUTS)

The amplitude of the signal inputs should be maintained within 5% of the nominal values if full performance is required from the analog outputs and inputs of the converter such as velocity, inter LSB position and angle offset.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than 10% will result in a dramatic loss in accuracy due to internal overload. Reducing level will result in a steady decline in accuracy. With the signal levels at 50% of the correct value the angular error will increase by an amount equivalent to 1.3LSB. At this level the repeatability will also degrade to 2LSB and the dynamic response will also change, since the K_a is proportional to signal level.

PIN CONNECTIONS



- NOTES
- "REXT" SHOULD BE CONNECTED TO "VEL" FOR UNITY GAIN.
 - CASE PIN CONNECTED ON 460 OPTION ONLY

SIGNAL AND REFERENCE FREQUENCY

Any frequency within the specified range of the converter may be used. It should be noted that the signal and reference input voltages must be in resolver format.

REFERENCE VOLTAGE LEVEL

The amplitude and waveform of the reference signal applied to the converter's input is not critical, however it is essential that the zero crossing points are maintained in the correct place to drive the converter's phase sensitive detector.

HARMONIC DISTORTION

The amount of harmonic distortion allowable on the signal and reference lines mainly depends on the type of transducer being used.

Square and triangle waveforms can be used but the input levels should be adjusted so that the average value after rectification is 1.9 volts. (For example - a square wave should be 1.9V peak.)

NOTE: The figure specified of 10% harmonic distortion is for calibration convenience only.

PHASE SHIFT (BETWEEN SIGNAL AND REFERENCE)

See Section on "Dynamic Accuracy vs. Resolver Phase Shift".

RESOLUTION PROGRAMMING

The 1S74 converter can be programmed for resolutions of 10, 12, 14, and 16 bit by applying a binary code to the pins "SC1" and "SC2".

The dc error output and maximum revolutions per minute for full scale are scaled internally according to the particular resolution selected.

Table I gives the binary code, dc error output and maximum tracking rate for the resolutions available.

Resolution	Binary Code SC1	SC2	DC Error (mV/Bit)	Tracking Rate for FS ($\pm 10V$) rpm
10 Bit	0	0	160	40,800
12 Bit	0	1	40	10,200
14 Bit	1	0	10	2,550
16 Bit	1	1	2.5	630

Table I.

NOTE: When changing resolution under dynamic conditions, a period of uncertainty will exist before position and velocity data is valid.

For more information ask for the relevant application note.

DATA TRANSFER

BUSY Output:

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the analog equivalent of an LSB and the internal counter is incremented or decremented.

INHIBIT Input:

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

NOTE: With the INHIBIT input pin in the "Hi" TTL state, data will be transferred automatically to the output latches.

ENABLE Inputs:

Two ENABLE inputs are provided, ENABLE M for the most significant 8-bits and ENABLE L for the least significant remainder. These ENABLES determine the state of the output data. A TTL logic "Hi" maintains the output data pins in a high impedance condition, the application of a logic "Lo" presents the data in the latches to the output pins. The operation of these ENABLES has no effect on the conversion process.

Two methods are available for transferring data, by using the inputs and outputs described.

One method is to transfer data when the BUSY is in a "Lo" state or clock the data out on the trailing edge of the BUSY pulse. Both the INHIBIT and the ENABLES must be in their correct state of "Hi" and "Lo's" respectively.

The alternative method is to use the INHIBIT input. Data will always be valid one microsecond after the application of a logic "Lo" to the INHIBIT. This is regardless of the time when the INHIBIT is applied.

RIPPLE CLOCK (RC) AND DIRECTION (DIR) OUTPUTS:

As the digital output of the converter passes through the major carry, i.e., all "1's" to all "0's" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.




Figure 1. Timing Diagram

The DIRECTION (DIR) logic output indicates the direction of input rotation and this data is always valid in advance of the RIPPLE CLOCK pulse, and stays valid until the direction changes (see Timing Diagram).

These two logic outputs are provided so that the user can count the input revolutions or pitches. An external extension counter is required. Figure 2 shows the application circuit which should be used to perform this counting function.




Figure 2. Connections for Use with LS Extension Counters

VELOCITY OUTPUT

The tracking conversion technique produces an internal signal at the input to the voltage controlled oscillator (VCO) that is proportional to the rate of the input angle. In the 1S74 additional circuitry is included to linearize this signal, which is closely characterized, producing a high quality tachogenerator velocity output at the VELOCITY (VEL) pin.

This analog tachogenerator velocity output is resistively scaled internally to give a full scale output of $\pm 10V$ dc at the specified tracking rate for the converter.

However, a full scale output of $\pm 10V$ dc can be obtained for lower speeds by changing the gain of the internal scaling amplifier using only an external resistor. The external resistor, R_{EXT} , should be connected between "R_{EXT}" pin and ground, and calculated using the following equation.

$$R_{EXT} = \frac{10 \times A}{B - A} \text{ k ohms}$$

Where A = required rpm to be represented by $\pm 10V$ FS

B = specified rpm for the converter.

NOTE: A cannot be greater than B and for unity gain "VEL" and "R_{EXT}" pins should be linked.

Ripple and noise on the velocity signal consists of two components—steady state noise and dynamic noise.

Steady state noise—this is internally generated noise produced by the converter's circuitry and is the only noise signal present under static input conditions.

Dynamic noise—this is the noise produced, in addition to steady state noise, under dynamic operating conditions.

The two main components of the dynamic noise signal are due to the "non-zero" angular error of the resolver/converter combination. The figures given in the specification are typical for a size 11, 7 arc-minutes, brushless resolver.

It should be noted that when operating at low tracking rates it is critical to maintain the signal input voltage at its nominal value in order to keep the noise level on the velocity signal to an absolute minimum. The effect of variation in signal voltage at low tracking rates is to produce low energy spikes on the velocity output on the rising edge of the BUSY pulse. The amplitude of these spikes will be in the region of 30µV per percent variation in signal input voltage level.

NOTE: The velocity signal output and max tracking rate derates by 15% (max) for operation with ±12 volt power supplies.

SPECIAL FUNCTIONS

DC ERROR: The signal at the output of the phase sensitive detector is the input to the internal nulling loop and hence is proportional to the error between the input angle and the output digital angle. As the converters are a type 2 servo loop, this DC ERROR signal will increase if the output angle fails to track the input for any reason. It is therefore an indication that the input has exceeded the maximum tracking rate of the converter, or due to some internal malfunction, the converter is unable to reach a null. By the use of two external comparators this voltage can be used as a “built in test”.

INTER LSB OUTPUT: In order to overcome the “free play” inherent in a servo system using digitized position feedback, an analog output voltage is available representing the resolver shaft position within the least significant bit of the digital angle output.

The output is therefore proportional to the inter LSB resolved position with a maximum output representing 1LSB.




Figure 3.

Figure 3 illustrates how the INTER LSB output compensates for the instances where, due to hysteresis, there is no change in the digital count output for 1LSB change in input angle. The sum of the digital count output and INTER LSB output equals the actual input angle.

ANGLE OFFSET: A unique feature of the 1S74 converter is the angle offset input which allows the user to electrically “rotate” the input shaft of the resolver.


Injecting a current of 320nA into the angle offset input pin will offset the digital output of the converter by 1LSB relative to the angle defined by the resolver inputs. It is recommended that an

offset equivalent to no greater than 30LSB's be applied to this input.

This input is a virtual ground, therefore a current source can be generated by a voltage source connected by a single resistor.

DYNAMIC PERFORMANCE

The transfer function of the converter is given below:



Positional Transfer Function:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_1 K_2}{s^2} \cdot \frac{1 + sT_1}{1 + sT_2} \text{ open loop}$$

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + sT_1}{1 + sT_1 + \frac{s^2}{K_1 K_2} + \frac{s^3 T_2}{K_1 K_2}} \text{ closed loop}$$

where $K_1 K_2 = K_a$

Tachogenerator Transfer Function:

$$\frac{\text{Tachogenerator Output}}{\theta_{IN}} = \frac{K_1(1 + sT_1)}{s(1 + sT_2)} \text{ open loop}$$

$$\frac{\text{Tachogenerator Output}}{\theta_{IN}} = \frac{s(1 + sT_1)}{K_2(1 + sT_1) + \frac{s^2}{K_1} + \frac{s^3 T_2}{K_1}} \text{ closed loop}$$

Where: $K_1 = 3.23$
 $K_2 = 68.2 \times 10^3$
 $K_a = 220 \times 10^3$
 $T_1 = 4.46\text{ms}$
 $T_2 = 0.21\text{ms}$

Refer: Figures 4 and 5




Figure 4. Gain Plot




Figure 5. Phase Plot

DYNAMIC ACCURACY VS. RESOLVER PHASE SHIFT

Under static operating conditions phase shift between signal and reference lines theoretically does not affect the converter's static accuracy:

However, when rotating, most resolvers, particularly those of the brushless type, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions, to an additional error defined by:

$$\frac{\text{SHAFT SPEED (RPS)} \times \text{Phase Shift (DEGS)}}{\text{Reference Frequency}}$$

For example, for a phase shift of 20°, a shaft rotation of 22rps and a reference frequency of 5kHz, the converter will exhibit an additional error of:

$$\frac{20 \times 22}{5000} = 0.088^\circ$$

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver.

NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.




Figure 6. Electrical Connections

CONNECTING THE CONVERTER

The electrical connection of the converter is straight-forward. The power supply voltages connected to +V, and -V, pins can be ±12V to ±15V but must not be reversed. The +5V supply connects to the +5V pin and should not be allowed to become negative with respect to the GND pin.

It is suggested that decoupling capacitors are connected in parallel between the power lines (+V_s, -V_s and +5V) and GND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The converter has some H/F decoupling provided internally, as well as input protection on the signal and reference inputs.

The resolver connections are made to the sine and cosine inputs, reference and analog ground as shown in the electrical connection diagram (Figure 6). The 2V rms reference supply, which can be provided by the OSC1758 oscillator, should be connected to the resolver rotor.

PROCESSING FOR HIGH RELIABILITY

STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:

Process	Condition
1. Pre-Cap Visual Inspection	In-House Criteria
2. Burn-In	70°C
3. Constant Acceleration	5000G
4. Gross Leak Test	In-House Criteria
5. Final Electrical Test	Performed at 25°C

HI-REL PROCESSING


All models ordered to high reliability requirements will be identified with a B suffix, and will have received the following processing:

1. Internal visual inspection
2. Stabilization bake, 24 hours at 150°C
3. Temperature cycling, -65°C to +150°C
4. Constant acceleration, 5000g
5. Powered burn-in, 160 hours at 125°C
6. Final electrical test at T_{min} and T_{max}
7. Seal test, fine and gross
8. External visual inspection


OUTLINE DIMENSIONS

Dimensions Shown in inches and (mm).

PACKAGE FOR 560 OPTION



PACKAGE FOR 460 AND 460B OPTIONS




OTHER PRODUCTS

1S14/1S24/1S44/1S64-	10-, 12-, 14- and 16-Bit Hybrid Resolver-to-Digital Converters with High Specification Tachometer Output.
1S10/1S20/1S40/1S60/1S61-	10-, 12-, 14- and two 16-Bit Inductosyn TM /Resolver-to-Digital Converters (Hybrid)
IRDC1732-	Inductosyn TM /Resolver-to-Digital Converter (Hybrid), Low Cost
IPA1751-	Inductosyn TM Pre-Amplifier
OSC1754-	Power Oscillator
OSC1758-	Power Oscillator (Hybrid)
IPA1764-	Inductosyn TM Pre-Amplifier (Hybrid)
MCI1794-	3 Channel Inductosyn TM /Resolver-to-Digital Converter (Multibus Compatible Card)

InductosynTM is a registered trademark of Farrand Industries, Inc.

ORDERING INFORMATION



FEATURES

Internal Signal Conditioning
 Direct Conversion to Digits
 Reference Frequency 400Hz or 1kHz to 10kHz
 High MTBF
 No External Trims
 Absolute Encoding

APPLICATIONS

Industrial Measurement and Gauging
 Numerical Control
 Avionic Control Systems
 Valves and Actuators
 Limit Sensing

GENERAL DESCRIPTION

The 2S50 series converters translate the outputs from LVDT and RVDT transducers into digits directly. No signal conditioning, trims, preamplifiers, demodulators or filters are required. The 2S50 series can also be used as general purpose ratiometric A-to-D converters; very compatible with load cells, strain gauge bridges, some pressure transducers and interferometers.

The 2S50 linearly converts ac signals into an 11-bit parallel digital word. The digital output is an offset binary word which is the ratio of the signal and reference inputs. When used with LVDT and RVDT transducers, the digital output represents the linear or rotary displacements of the transducer. The converter is a continuous tracking type using a type 2 servo loop.

PRINCIPLE OF OPERATION

The 2S50 is a tracking converter. This means that the output automatically follows the input without the necessity of a convert command.

A conversion is initiated by a change of input signal equivalent to 1LSB of the output.


Each LSB increment of the output is indicated by a "Busy" pulse.

With an LVDT connected to give a null at center position, the output will track the input from digital "1 + all zeroes" to digital "all ones" for plus full scale, and digital "1 + all zeroes" to digital "all zeroes" for negative full scale.

The 2S50 operates only on the ratio of the two inputs for the conversion process. As such the whole system, consisting of excitation oscillator, LVDT and converter, is insensitive to change in excitation voltage, amplitude, frequency and waveshape.

Since a phase sensitive demodulator is included with the conversion loop of the 2S50, the system has a high rejection to signals that are not phase and frequency coherent with the excitation voltage. This feature, combined with ratiometric conversion gives a very high standard of integrity to digitized LVDT and RVDT systems.

2S50 FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION DESCRIPTION

- V _s	Main negative power supply - 15V dc.
+ V _s	Main positive power supply + 15V dc.
+ 5V	Logic supply.
GND	Power supply ground. Digital ground. Reference voltage low.
Bit 1-11	Parallel output data bits.
Ref Hi	Analog reference input (Hi).
Diff Hi	Analog difference input (Hi).
Ref Lo	Analog reference input (Lo).
Diff Lo	Analog difference input (Lo).
INHIBIT	Inhibit logic input. Taking this pin "Lo" inhibits data transfer from counter to output latches. The conversion loop continues to track.
BUSY	Converter BUSY. A "Hi" output indicates that the output latches are being updated. Data should not be transferred from the converter while BUSY is "Hi".
ENABLE	The output data bits are set to a low impedance state by application of a logic "Lo".
CASE	This should normally be grounded. Case can be taken to any voltage with a low impedance up to ±20V.
N/C	Pins designated N/C not connected internally.

ORDERING INFORMATION

2S50/	X	Y	0	B	High Reliability Processing
		Y = 1			400Hz reference frequency
		Y = 6			1kHz to 10kHz reference frequency
	X = 4				-55°C to +125°C operating temperature range (Metal Package)
	X = 5				0 to +70°C operating temperature range (Ceramic Package)

SPECIFICATIONS (typical @ +25°C, unless otherwise noted)

Models	2S50/510	2S50/560	2S50/410	2S50/460
RESOLUTION	11 Bits	*	*	*
ACCURACY ¹	0.1% (Full Scale)	0.1%	0.2%	0.2%
LINEARITY	± 1/2LSB	*	*	*
REFERENCE FREQUENCY	400Hz	1kHz-10kHz	400Hz	1kHz-10kHz
SIGNAL INPUTS ²	2.5V rms	*	*	*
INPUT IMPEDANCE	5MΩ (min)	*	*	*
SLEW RATE (Min)	200LSB/ms	400LSB/ms	200LSB/ms	400LSB/ms
SETTLING TIME (99% FS Step)	50ms	25ms	50ms	25ms
ACCELERATION CONSTANT (k _a)	70,000	650,000	70,000	650,000
BUSY PULSE	1μs (max) 1 LS TTL Load	*	*	*
INHIBIT INPUT	Logic "Lo" to Inhibit 1 LS TTL Load	*	*	*
POWER DISSIPATION	550mW	*	*	*
POWER SUPPLIES ³	- 15V @ 18mA (typ) 25mA (max) + 15V @ 18mA (typ) 25mA (max) + 5V @ 3mA (max)	*	*	*
TEMPERATURE RANGE				
Operating	0 to +70°C	*	-55°C to +125°C	**
Storage	-60°C to +150°C	*	*	*
DIMENSIONS				
	1.72" × 1.1" × 0.205" (43.5 × 28.0 × 5.2mm)	*	1.74" × 1.14" × 0.28" (44.2 × 28.9 × 7.1mm)	**
WEIGHT	1 oz. (28g)	*	*	*
PACKAGE OPTIONS ⁴	DH-32E	DH-32E	M-32	M-32

NOTES

¹Accuracy applies over ± 20% signal voltage, ± 20% excitation frequency and full temperature range, and for not greater than 3° phase error between reference and difference inputs.

²This is a nominal value.

³± 12 volts to ± 17 volts.


⁴See Section 13 for package outline information.

*Specifications same as 2S50/510.

**Specifications same as 2S50/410.

Specifications subject to change without notice.

PIN CONFIGURATION



BOTTOM VIEW

ABSOLUTE MAXIMUM INPUTS (with respect to GND)

+V _s	0V to +17V dc
-V _s	0V to -17V dc
+5V	0V to +5.5V dc
Ref, Hi to Lo	± 20V dc
Diff, Hi to Lo	± 20V dc
Case to GND	± 20V dc
Any Logical Input	-0.4V to +5.5V dc

FEATURES

- Direct Conversion of LVDT and RVDT Outputs into Digital Format
- Ratiometric Conversion for Extremely High Stability
- High Resolution Parallel Digital Output
- User Definable Input Gain
- Quadrature Rejection
- Operates Over 360Hz to 5kHz Frequency Range
- $\pm 0.01\%$ Linearity
- Internal Bridge Completion Resistors
- 1LSB Repeatability
- Overrange Capability
- BITE (Built-In Test Equipment) Output
- Extended Temperature Range Versions Available

APPLICATIONS

- Direct LVDT/RVDT to Digital Conversion
- Industrial Measurement and Gauging
- Valve and Actuator Control
- Limit Sensing
- Aircraft Control System

GENERAL DESCRIPTION

The 2S56 series of converters linearly convert the outputs of ac energized, linear and rotary position transducers such as LVDTs and RVDTs directly into a high resolution digital format. For example, with a $\pm 1\text{mm}$ stroke LVDT, the Least Significant Bit of the 2S56 will represent 0.061 microns.

The ratiometric conversion technique obviates the need for high stability oscillators.

The converters are complete and no signal conditioning, preamplifiers or filters are required.


The devices can also be used as general purpose ac analog-to-digital converters.

The converters work on a type 2, tracking, servo loop principle which means that the digital output automatically follows the transducer input without the need for external convert commands as in conventional A to D converters. The conversion technique also ensures that the digital output does not lag the transducer input under constant velocity conditions.

To facilitate interfacing with the various available types of LVDT and RVDT, all inputs are truly differential and the input gain is set by a single resistor or link. The output of the gain stage is brought out to enable easy scaling.

The parallel digital output word is three-stated with High/Low byte enable. In addition, a digital output is provided to indicate transducer direction.

2S54/2S56 FUNCTIONAL BLOCK DIAGRAM



APPLICATIONS/USER BENEFITS

Because the 2S56 series converters operate on the ratio of the transducer output signal to the excitation voltage, the whole system, consisting of excitation oscillator, transducer and converter is insensitive to changes in excitation voltage, frequency and waveshape. The resulting high stability makes the conversion method unrivalled, particularly under conditions of varying excitation voltage.

The converters can be connected in a fashion which reduces the effects of phase shift and signal input quadrature.

Since a phase sensitive demodulator is included within the loop of the converter, the system has a high rejection of signals which are not phase and frequency coherent with the excitation voltage. This gives the converter an extremely high noise immunity.

MODELS AVAILABLE

The 2S56 series of converters is available in two versions:

2S54 has an output of 14 bits natural binary.

2S56 has an output of 16 bits natural binary.

Each product has two bandwidth options. The 50Hz bandwidth option operates over the reference frequency range of 360Hz to 5kHz while the 140Hz bandwidth option operates over the frequency range of 1kHz to 5kHz.

The converters are available in commercial (0 to +70°C) and military (-55°C to +125°C) operating temperature versions.

Full ordering information is given on the back page of this data sheet.

SPECIFICATIONS (typical @ +25°C, unless otherwise noted)

Models	2S54	2S56	Units
DIGITAL OUTPUT			
Format	14-Bit Binary	16-Bit Binary	
Overrange	75% of FS	*	
INPUTS (DIFFERENTIAL)			
V _{REF}	2	*	Volts rms
V ₂	2	*	Volts rms
V ₁	(See Note 1)	*	
Input Gain ²	x1 to x10	*	
Input Impedance (V _{REF} and V ₁)	100	*	MΩ
CMRR (dc TO 60Hz)		*	
@ x1 Gain	70	*	dB
@ x10 Gain	90	*	dB
Max Allowable Phase Shift (V _{REF} to V ₁) ³	± 10	°	Degrees
BRIDGE COMPLETION RESISTORS (R1, R2)			
Value	10 ± 0.1%	*	kΩ
Ratio Match	0.025	*	%
Tracking Tempo	2	*	ppm/°C
REFERENCE FREQUENCY (TWO OPTIONS)			
50Hz Bandwidth Option	360 to 5000	*	Hz
140Hz Bandwidth Option	1000 to 5000	*	Hz
DIGITAL OUTPUT			
Max Load	6	*	LS TTL Loads
DATA TRANSFER			
BUSY Output Load	6	*	LS TTL Loads
BUSY Output Width	380 min, 530 max	*	ns
ENABLE Input Load	1	*	LS TTL Loads
ENABLE/Disable Time	120 (typ) 220 (max)	*	ns
INHIBIT Input	Input "Lo" Inhibits	*	
INHIBIT Input Load	1	*	LS TTL Loads
ACCURACY⁴			
Gain Error (1° Phase Shift, V _{REF} to V ₁)			
@ × 1 Gain			
0 to 70°C	± 0.03	*	% of FSR ⁵
-55°C to + 125°C	± 0.06	*	% of FSR ⁵
@ × 10 Gain			
0 to 70°C	± 0.07	*	% of FSR ⁵
-55°C to + 125°C	± 0.1	*	% of FSR ⁵
Linearity			
1° Phase Shift, V _{REF} to V ₁	± 0.008	*	% of FSR ⁵
5° Phase Shift, V _{REF} to V ₁	± 0.01	*	% of FSR ⁵
REPEATABILITY			
At Constant Temperature	± 1	± 1	LSB
Additional Over Temperature Range			
0 to + 70°C	0	± 1	LSB
-55°C to + 125°C	± 1	± 3	LSB
DYNAMIC CHARACTERISTICS			
Slew Rate			
50Hz Bandwidth Option	150	*	LSB/ms
140Hz Bandwidth Option	360	*	LSB/ms
Setting Time (Half F. S. Step)			
50Hz Bandwidth Option	160	300	ms
140Hz Bandwidth Option	70	160	ms
OTHER OUTPUTS			
DIFF O/P (Max Allowable Swing)	10	*	V _{p-p}
REF O/P (Max Allowable Swing)	10	*	V _{p-p}
DIR (Direction Output)	Logic "Hi" Counting Up Logic "Lo" Counting Down	*	
DIR, Max Load	6	*	LS TTL Loads
POWER REQUIREMENTS			
+V _S	+ 11.5 to + 16	*	V dc
-V _S	+ 11.5 to + 16	*	V dc
+5V	+ 4.74 to + 5.25	*	V dc
Power Consumption			
± V _S	25 (typ) 40 (max)	*	mA
+ 5V	105 (typ) 125 (max)	*	mA
Power Dissipation	1.3 (typ) 1.8 (max)	*	Watts
TEMPERATURE RANGE			
Operating	0 to + 70 (5YZ Options) - 55 to + 125 (4YZ Options)	*	°C
Storage	- 55 to + 125 (5YZ Options) - 60 to + 150 (4YZ Options)	*	°C
DIMENSIONS			
	2.14 × 1.14 × 0.18	*	Inches
	54.4 × 29.0 × 4.6	*	mm
WEIGHT			
	1	*	Ounces
	28	*	Grams
PACKAGE OPTIONS⁶	M-40	M-40	

NOTES

¹V₁ is the signal input to the converter directly from the transducer. V₂ is the output of the internal gain stage. Because V₂ needs to be maintained at 2V ± 10% in order to meet the converter accuracy (see note 4), the gain and the maximum value of V₁ should be carefully chosen. Furthermore, because the converter operates on ratio of V₂ and V_{REF} care should be taken to see these voltages are matched in order to achieve the full dynamic range of the converter.

²See headings "INPUT GAIN" and "SCALING THE INPUTS".

³For stated accuracy. See section "PHASE SHIFT AND QUADRATURE EFFECTS".

⁴Specified over the operating temperature range of the option and for:

a. ± 10% difference in both V_{REF} and V₂ amplitudes

b. 10% harmonic distortion in V_{REF} and V₁

c. The accuracy is specified for the preset gains of x1 and x10. For accuracy in the intermediate range see section "INPUT GAIN". For the effect of phase variations of greater than 1 degree between V_{REF} and V₁ on gain error, see section "PHASE SHIFT AND QUADRATURE EFFECTS".

⁵Full-Scale Range (FSR) is defined as V₂ = + V_{REF} to V₂ = - V_{REF}. This would usually correspond to the utilized LVDT stroke.

⁶See Section 13 for package outline information.

*Specifications same as 2S54.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM INPUTS (with respect to GND)

+V _S ¹	0V to +17V dc
-V _S ¹	0V to -17V dc
+5V ²	0V to +7V dc
V _{REF}	35V p-p
V _I	35V p-p
Any Logical Input	-0.4V to +5.5V dc

CAUTION:

1. Correct polarity voltages must be maintained on the +V_S and -V_S pins.
2. The +5 volt power supply must *never* go below GND potential.

PRINCIPLES OF OPERATION

The principles of operation is shown in Figure 1.




Figure 1. Principle of Operation of the 2S56 Series Converters

USING THE 2S56 SERIES CONVERTERS

The 2S56 series of converters operate on a tracking principle. This means that the output digital word always automatically represents the position of the LVDT or RVDT without the need for external convert commands and status wait loops. As the transducer moves through a position equivalent to 1 Least Significant Bit (LSB) on the output, the output digital word is automatically updated. Each LSB update initiates a BUSY pulse.

OUTPUT CODES			
MSB	0000		LSB
0000	0000	0000	0000
0010	0000	0000	0000
0100	0000	0000	0000
1000	0000	0000	0000
1011	1111	1111	1111
1101	1111	1111	1111
1111	1111	1111	1111




Figure 2. Output Code Format

INPUT GAIN

Since the transformation ratio of an LVDT or RVDT from excitation voltage to signal voltage is typically in the order of 1:0.15, provision for gain scaling has been provided. The gain can, therefore, be selected to ensure that the full scale output of the converter represents the maximum stroke position of the transducer.

The gain setting is accomplished by means of Pins 21 and 22 (G1 and G2). A link between these two pins gives a preset gain of x10 whereas no connection between them gives a preset gain of x1.

For intermediate gains a resistor should be connected between the pins according to the following equation:

$$G = \frac{27k}{R_g + 3k} + 1$$

Where R_g is the value of the external resistor in kΩ.

The internal 27k and 3k resistors each have absolute accuracies of 0.02% @ 25°C. Their absolute temperature coefficient is ±25ppm/°C. Therefore, if the temperature coefficient and absolute accuracy of R_g is known, the accuracy of the input gain stage for gains between x1 and x10 can be calculated. This additional inaccuracy must be added to the gain error of the converter.

DIGITAL OUTPUT CODES

The digital output codes are shown in Figure 2.

NOTE: A negative position is defined as being when the V_I and V_{REF} signals are out of phase. A positive position is when they are in phase.

OVERRANGE

The digital output code format shown in Figure 2 enables the user to determine if the LVDT has exceeded the negative or positive full scale position and has gone into overrange. An indication of overrange can be obtained by performing an "Exclusive OR" on Bits 1 and 2 (MSB and 2nd MSB). Alternatively this function can be performed in software.

PHASE SHIFT AND QUADRATURE EFFECTS

Reference to signal phase shift can be high in LVDTs, sometimes in the order of 70°. If the converter is connected as in Figures 3 and 4, any effects due to this phase shift are minimized. This connection method, therefore, provides outstanding benefits.

The additional gain error caused by reference to signal phase shifts is given by:

$$(1 - \cos\theta) \times 100\% \text{ of FSR}$$

where θ = phase shift between V_{REF} and V_1 .

When the phase shift between V_{REF} and V_1 is zero, additional quadrature on the signal will have no effect on the converter. This is another benefit of the conversion method.

CONNECTING LVDTs

Since all input connections to 2S56 converters are truly differential, there is great flexibility in the input sensor configuration. Some of the various methods are shown in Figures 3, 4 and 5.

(It should be noted that a ground reference point should always be included and connected to either the V_{REF} or V_1 inputs.)

It is suggested that decoupling capacitors be connected in parallel between the power supply lines ($+V_S$, $-V_S$, $+5V$) and GND, adjacent to the converter. Suggested values are: 6.8 μ F tantalum and 47nF disc capacitors connected in parallel. When more than one converter is on a card separate decoupling should be used for each converter, particularly the 47nF capacitors.

The $+V_S$ and the $-V_S$ pins should be connected to dc power supplies of the appropriate polarity in the range ± 12 and ± 15 volts. Care should be taken to ensure that the polarity can never become reversed. The $+5V$ pins should be connected to a $+5V$ dc supply. The $+5V$ supply must never be allowed to go negative with respect to the ground pin.




Figure 3. Half Bridge Type LVDT Connection




Figure 4. Three- or Four-Wire LVDT Connection




Figure 5. Two-Wire Systems

Half Bridge Type LVDT Connection

In this method of connection, shown in Figure 3, the internal bridge completion resistors R_1 and R_2 are used. They have nominal values of 10k Ω and are matched sufficiently to ensure that the null position of the LVDT is represented by the correct output code. The link between R_{C2} and R_{C3} can be replaced by a potentiometer if the null needs to be adjusted. For differential measurements, the resistors can be replaced by another LVDT. The system is non-isolated.

There are minimal phase shift effects and the amplitude and frequency stability of the oscillator are not critical due to the ratiometric action of the converter.

Three- or Four-Wire LVDT Connection

In this method of connection, shown in Figure 4, the converters solve the identity:

$$\frac{(A - B)}{(A + B)/2}$$

Where A and B are the individual LVDT secondary output voltages.

The method of connection is suitable for LVDTs where:

$(A + B)$ is constant with LVDT piston position.

This method will restrict the usable LVDT range to a half of its full range unless V_1 is halved or V_{REF} is doubled.

This connection method has the tremendous advantage of being insensitive to the temperature related phase shifts and drive oscillator instability effects usually associated with the more conventional LVDT conversion systems.

Note that because the converter is effectively dividing V_1 by $(A + B)$, any lack of constancy in $(A + B)$ will be reflected as an additional nonlinearity in the output. It is up to the user to determine if $(A + B)$ is sufficiently constant over the particular stroke length used. $(A + B)$ can be monitored on the "REF O/P" pin.

R_1 and R_2 are the 10k Ω nominal internal bridge completion resistors and are matched to a degree sufficient to ensure that the digital output representing the null position does not vary from the LVDT's natural null position. If a null adjustment is required, a potentiometer can be used to replace the link between R_{C2} and R_{C3} .

Two-Wire LVDT Connections

This method should be used in cases where the sum of the output voltage (A + B) is *not* constant with LVDT piston displacement over the desired stroke length. The method of connection, shown in Figure 5, still maintains the ratiometric operation and the insensitivity to variations in reference amplitude and frequency, but the phase shift between V_{REF} and V_I should be minimized to maintain accuracy, see section "PHASE SHIFT AND QUADRATURE EFFECTS". Suggested circuits are shown.

The potentiometer is optional and can be used to adjust the null position.

MULTIPLEXING THE CONVERTERS

Although the 2S56 series of converters are primarily intended for use in a tracking mode they can also be used in small multiplexed systems as shown in Figure 6.




Figure 6. Multiplexing 4 LVDTs into the 2S54/56

Using the 2S54/40 as in Figure 6 and allowing a time between samples of 70ms, the maximum settling time of the converter, the converter can yield four 14 bit results from the 4 LVDTs in 280ms. The gain could be programmed, as shown, to accommodate the various transformer ratios, but gain inaccuracies will be introduced if CMOS switches are used due to the additional on-resistance. However the gain of the preamplifier is given by:

$$\text{Gain} = 1 + \frac{27k}{3k + R_{EXT}}$$

and therefore for gains close to unity the CMOS switch impedance will not introduce significant errors. For example, if the gain required is only 1.2 then a 100Ω switch impedance will only introduce 0.01% gain error.




Figure 7. Transfer Function

SCALING THE INPUTS

In cases where there is a requirement for a particular LVDT stroke length to correspond to full scale on the digital output, the input gain must be chosen accordingly. It is important to remember that it is the relationship between V₂ and V_{REF} *not* V₁ and V_{REF} which determines the full scale of the digital output. Furthermore, it should be ensured that these voltages are each 2 volts rms ± 10% respectively. For monitoring purposes V₂ is brought to the "DIFF O/P" pin and V_{REF} is brought to the "REF O/P" pin. See also the section INPUT GAIN.

DYNAMIC PERFORMANCE

The transfer function of the converter, shown in Figure 7, is given by:

Open loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_a}{S^2} \cdot \frac{1 + ST_1}{1 + ST_2}$$

Closed loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + ST_1}{1 + ST_1 + \frac{S^2}{K_a} + \frac{S^3 T_2}{K_a}}$$

Where:

	k _a	T ₁	T ₂
510/410 options	12000s ⁻²	14.7ms	2.3ms
540/440 options	93600s ⁻²	5.9ms	1.0ms

The gain and phase plots are shown in Figures 8, 9, 10 and 11.




Figure 8. Gain Plot 410 and 510 Options




Figure 9. Phase Plot 410 and 510 Options




Figure 10. Gain Plot 440 and 540 Options




Figure 11. Phase Plot 440 and 540 Options

ACCELERATION ERROR

Tracking converters such as the 2S56 series, employing a type 2 servo loop, do not suffer any velocity lag. However, there is an additional error when the LVDT is undergoing periods of acceleration.

The additional error can be defined using the K_a constant of the converter (see DYNAMIC PERFORMANCE section) as follows.

$$K_a = \frac{\text{Input acceleration}}{\text{Error in output position}}$$

where the numerator and the denominator are defined in the same units.

K_a does not define the maximum acceleration, only the error due to the acceleration.

DATA TRANSFER

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, due to a change in displacement of the LVDT, the signal appearing on the converter's BUSY output pin is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the equivalent of an LSB and the internal up-down counter is incremented or decremented.

With the INHIBIT input pin in the "Hi" state, data will be transferred automatically to the output latches.

The two three-state enable inputs, ENABLE L and ENABLE M, allow the digital input to be transferred on to a data bus in two separate bytes. ENABLE M enables the most significant 8 bits of the output word while ENABLE L enables the remaining least significant bits.

Figure 12 shows the timing diagram.

There are two methods of transferring the output data.

The first is to detect the state of the "BUSY" which is "Hi" for $1\mu\text{s}$ max and then transfer the data when the BUSY is "Lo". Both INHIBIT, ENABLE M and ENABLE L must be in their correct state of "Hi" and "Lo" respectively, in order that the data is presented to the output.




Figure 12. 2S56 Data Transfer Timing Diagram

The alternative method is to use the INHIBIT input. Taking this input to a "Lo" state prevents the internal monostable circuits being triggered and consequently the latches being updated. Data will always be valid $1\mu\text{s}$ after the application of a logic "Lo" to the INHIBIT. However, if INHIBIT is applied while BUSY is in the "Lo" state, (with ENABLE M and ENABLE L also "Lo") data is valid instantaneously.

The internal tracking operation of the converter cannot in any way be affected by the logic state present on either the INHIBIT or the ENABLE pins.

OTHER INPUTS AND OUTPUTS

Differential Output (DIFF O/P)

This signal is in fact V2 and is brought out to a pin in order to simplify scaling of the V1 signal.

Direction (DIR)

This TTL output signal indicates the direction of the transducer. It is a logic "hi" when counting up and a logic "Lo" when counting down.

Reference Output (REF O/P)

This is the reference signal after the input buffer stage. It can be used as a single ended measurement point for the V_{REF} input.

It can also be used as a BITE (Built in Test Equipment) signal to detect if the LVDT has become disconnected or the reference supply has failed.

SUPPORT OSCILLATOR

A power oscillator, OSC1758, is available for use as a reference generator for LVDT and RVDT transducers. It is capable of providing up to 7 volts rms at 1.4 VA.

PIN CONFIGURATIONS

BIT 9	○ 1	40 ○	BIT 8
BIT 10	○ 2	39 ○	BIT 7
BIT 11	○ 3	38 ○	BIT 6
BIT 12	○ 4	37 ○	BIT 5
BIT 13	○ 5	36 ○	BIT 4
BIT 14	○ 6	35 ○	BIT 3
BIT 15	○ 7	34 ○	BIT 2
BIT 16 (LSB)	○ 8	33 ○	(MSB) BIT 1
INH	○ 9	32 ○	ENL
BUSY	○ 10	31 ○	ENM
DIR	○ 11	30 ○	GND
AGND	○ 12	29 ○	+5V
V _{REF HI}	○ 13	28 ○	+V _S
V _{REF LO}	○ 14	27 ○	-V _S
V1 (A)	○ 15	26 ○	R _{C1}
V1 (B)	○ 16	25 ○	R _{C2}
G1	○ 17	24 ○	R _{C3}
G2	○ 18	23 ○	R _{C4}
DIFF O/P	○ 19	22 ○	TP
REF O/P	○ 20	21 ○	CASE

PIN FUNCTION DESCRIPTION

-V _S	Main negative power supply.
+V _S	Main positive power supply.
+5V	Logic power supply.
GND	Power supply ground. Digital ground.
Bit 1-14 (2S54)	Parallel output data bits.
Bit 1-16 (2S56)	
<u>INHIBIT</u>	Inhibit logic input. Taking this pin "Lo" inhibits data transfer from counter to output latches. The conversion loop continues to track.
<u>BUSY</u>	Converter BUSY. A "Hi" output indicates that the output latches are being updated. Data should not be transferred from the converter while BUSY is "Hi".
<u>ENABLE M</u>	The 8 most significant output data bits are set to a high impedance state by application of a logic "Hi".
<u>ENABLE L</u>	The 6 least significant bits of a 2S54, or the 8 least significant bits of a 2S56, are set to a high impedance state by application of a logic "Hi".
R _{C1} } R _{C2} }	Connections to R1, internal bridge completion resistor.
R _{C3} } R _{C4} }	
DIR	TTL output indicating the direction of movement of the transducer.
AGND	Analog ground.
V _{REF HI} } V _{REF LO} }	Input pins for the Reference signal.
V1 (A) } V1 (B) }	
G1 } G2 }	A gain setting resistor, or a link, can be connected between these pins.
DIFF O/P	
REF O/P	This is the reference signal after the input buffer stage.
CASE	This should normally be grounded. Case can be taken to any voltage with a low impedance up to ±20V.
TP	Test Point. Do not make connections to this pin.

MEAN TIME BETWEEN FAILURES (MTBF)

The predicted reliability of these converters is exceptionally high due to the extensive uses of LSI custom circuitry. Figure 13 shows the MTBF of the 4Y2 options as calculated according to MIL HDBK 217D at various temperatures under ground benign environment. For MTBF calculations under other environments please consult the factory.




Figure 13.

PROCESSING FOR HIGH RELIABILITY

STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:

Process	Condition
1. Pre-Cap Visual Inspection	In-House Criteria
2. Burn-In	70°C
3. Constant Acceleration	5000G
4. Gross Leak Test	In-House Criteria
5. Final Electrical Test	Performed at 25°C

HI-REL PROCESSING

All models ordered to high reliability requirements will be identified with a B suffix, and will have received the following processing:


1. Internal visual inspection
2. Stabilization bake, 24 hours at 150°C
3. Temperature cycling, -65°C to +150°C
4. Constant acceleration, 5000g
5. Powered burn-in, 160 hours at 125°C
6. Final electrical test at T_{MIN} and T_{MAX}
7. Seal test, fine and gross
8. External visual inspection

OTHER TRANSDUCER INTERFACE PRODUCTS

2S50	10 bit + Sign, LVDT to Digital Converter (Hybrid)	5S70/72	Input isolation transformers for the 1S Series of converters. Also convert from synchro format.
OSC1758	Power Oscillator (Hybrid)		
IS14/24/44/64	10-, 12-, 14-, and 16-bit Resolver-to-Digital Converters with High Accuracy Velocity O/P	2S20	Low Cost 12-Bit Resolution Inductosyn/Resolver-to-Digital Converter (Hybrid).
IS74	Variable Resolution (10-to-16 bits) Resolver-to-Digital Converter with High Accuracy Velocity Output.	IRDC1732	Inductosyn/Resolver-to-Digital Converter (Hybrid)
		IPA1751	Inductosyn Pre-Amplifier
IS10/IS20/IS40/ IS60/IS61	10-, 12-, 14- and two 16-bit Inductosyn* Resolver-to-Digital Converters (Hybrid)	IPA1764	Inductosyn Pre-Amplifier (Hybrid)

*Inductosyn is a trademark of Farrand Industries, Inc.

ORDERING INFORMATION



FEATURES

Monolithic (BiMOS II) Tracking R/D Converter
40-Pin DIL Package
10-, 12-, 14- and 16-Bit Resolution Set by User
Ratiometric Conversion
Low-Power Consumption – 300mW typ
Dynamic Performance Set by User
High Max Tracking Rate 1040 rps (10 Bits)
Velocity Output
Military Temperature Range Version

APPLICATIONS

Brushless Motor Control
Process Control
Numerical Control of Machine Tools
Robotics
Axis Control
Military Servo Control

GENERAL DESCRIPTION

The 2S80 is a monolithic 10-, 12-, 14- or 16-bit tracking resolver-to-digital converter contained in a 40-pin, dual-in-line ceramic package. It is manufactured on a BiMOS II process that combines the advantages of CMOS logic and Bipolar high-accuracy linear circuits on the same chip.

The converter allows users to **select their own resolution and dynamic performance with external components**. This allows the users great flexibility in defining the converter that best suits their system requirements. The converter allows users to select the resolution to be 10, 12, 14 or 16 bits and to track resolver signals rotating at up to 1040 revs per second (62,400 rpm) when set to 10-bit resolution.


The 2S80 converts resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high-noise immunity and tolerance of lead length when the converter is remote from the resolver.

The 10-, 12-, 14- or 16-bit output word is in a three-state digital logic form available in 2 bytes on the 16 output data lines. BYTE SELECT, ENABLE and INHIBIT pins ensure easy data transfer to 8- and 16-bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.

An analog signal proportional to velocity is also available.

The 2S80 operates over 50 to 20,000 Hertz reference frequency.

2S80 PIN CONFIGURATION



PRODUCT HIGHLIGHTS

Monolithic. A one-chip solution reduces the package size required and increases the reliability.

Resolution Set by User. Two control pins are used to select the resolution of the 2S80 to be 10, 12, 14 or 16 bits allowing the user to use the 2S80 with the optimum resolution for each application.

Ratiometric Tracking Conversion. Conversion technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and a tolerance to harmonic distortion on the reference and input signals.

Dynamic Performance Set by the User. By selecting external resistor and capacitor values the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low-cost preferred value resistors and capacitors and the component values are easy to select using the simple instructions given.

Velocity Output. An analog signal proportional to velocity is available and is linear to typically one percent. This can be used in place of a velocity transducer in many applications to provide loop stabilization and velocity feedback data.

Low-Power Consumption. Typically only 300mW.

MODELS AVAILABLE

Information on the models available is given in the section "Ordering Information."

SPECIFICATIONS (typical at 25°C unless otherwise specified)

Model	2S80	Units	Notes
TYPICAL CONVERTER PERFORMANCE (Connected as shown in Figure 1)			
Resolution	10, 12, 14 or 16	bits	
Accuracy JD, SD Options	$\pm 8 + 1\text{LSB}$	arc mins	Accuracy will be affected by the offset at the INTEGRATOR I/P.
KD, TD Options	$\pm 4 + 1\text{LSB}$	arc mins	
LD, UD Options	$\pm 2 + 1\text{LSB}$	arc mins	
Tracking Rate Range			
10-Bit Resolution	0 to 1040	rps	User Selected, max rate limited to 1/16 of the reference frequency.
12-Bit Resolution	0 to 260	rps	
14-Bit Resolution	0 to 65	rps	
16-Bit Resolution	0 to 16.25	rps	
Operating Frequency Range	50 to 20,000	Hz	
Repeatability of Position Output	1	LSB	
Bandwidth	User Selectable		
Velocity Signal			See "Using the Velocity Signal."
Linearity			
Over Full Range	± 1	% of output	See VCO spec.
Reversion Error	± 1	%	With power supplies adjusted for best performance.
Zero Offset	+6	mV	For max tracking rate range. Depends on VCO I/P resistor (R6).
Zero Offset Tempco	-22	$\mu\text{V}/^\circ\text{C}$	For max tracking rate range. Depends on VCO I/P resistor (R6).
Gain Scaling Accuracy	± 10	% FSD	
Output Voltage	± 8	V dc	
Noise and Ripple at LSB Rate	2	mV	See section "Using the Velocity Output."
Dynamic Ripple (Peak)	1.5	% of mean output	
ANALOG INPUTS			
Protection	All analog inputs are diode protected against overvoltage at $\pm 8\text{V}$.		
REFERENCE INPUT			
Frequency	50-20,000	Hz	
Voltage Level Nominal	2	V rms	
Max	11	V peak	
Input Bias Current	60 (typ), 150 (max)	nA	
Input Impedance	>1	M Ω	
SIGNAL INPUTS (SIN, COS)			
Frequency	50-20,000	Hz	
Allowable Phase Shift (Signal to Reference)	10	Degrees	
Voltage Level	2, $\pm 10\%$	V rms	
Input Bias Current	60 (typ), 150 (max)	nA	
Input Impedance	>1	M Ω	
Maximum Voltage Nominal	± 8	V	
DIGITAL INPUTS			
	TTL Compatible		Except DATA LOAD and SHORT CYCLE INPUTS.
INHIBIT			
Sense	Logic LO to inhibit		
Time to Data Stable (After Negative Going Edge of INHIBIT)	600	ns	
DATA LOAD			
Sense	Internally pulled up to +12V. Unconnected for normal operation. Logic LO allows data to be loaded into the counters from the data lines.		Connect when multiplexing the 2S80 or when using as a control transformer. Ensure data lines are in high impedance state when loading data.
SHORT CYCLE INPUTS (SC1, SC2)			
	SC1	SC2	Internally pulled up to +V _S . Used to select the resolution of the converter. 0 = Digital Ground. Drive low with open collector TTL. 1 = Open Circuit (internally pulled up through 100k Ω).
For 10-Bit Resolution	0	0	
For 12-Bit Resolution	0	1	
For 14-Bit Resolution	1	0	
For 16-Bit Resolution	1	1	
BYTE SELECT			
Sense Logic HI	8 MSBs selected on data lines 1 to 8. LS Byte selected on data lines 9 to 16.		The size of the LS Byte will be between 2 and 8 bits depending on the resolution selected.
Logic LO	LS Byte selected on data lines 1 to 8 and 9 to 16.		
Time to Data Available (After Change in State)	150 (typ), 450 (max)		ns

Model	2S80	Units	Notes
ENABLE Sense	Logic LO to enable position outputs. Logic HI position outputs in high impedance state.		
Enable and Disable Times	200 (typ), 550 (max)	ns	
ANALOG OUTPUTS Protection	Short-circuit output current limited to $\pm 8\text{mA}$, $\pm 30\%$.		
Output Voltage Range, typ	+9 to -9	V	With 1mA load.
max	+10.5 to -10.5	V	
min	+8 to -8	V	
DIGITAL OUTPUTS Format	$V_L = +5\text{V}$ $V_L = +12\text{V}$	TTL Compatible CMOS Compatible	Voltage on V_L sets the voltage level of the digital outputs.
POSITION OUTPUTS Format	Three-state natural binary		
Resolution	10, 12, 14 or 16	bits	
Number of Data Lines	16		
Max Load	3	LSTTL	
Monotonicity JD, KD, SD, TD Options LD and UD Options	Guaranteed to 14 bits Guaranteed to 16 bits		
DIRECTION Sense	Logic HI when counting up. Logic LO when counting down.		
Timing	Only changes, if required, at start of output position data cycle.		
Max Load	3	LSTTL	
RIPPLE CLOCK Sense	Positive going edge when counting up from all "1s" and when counting down from all "0s" as data changes.		
Timing	Edge occurs at least 300ns before change in DIR can occur.		
Width	300 (min)	ns	
Reset	By start of next data update.		
Max Load	3	LSTTL	
BUSY Sense	Logic HI when converter position output changing.		
Timing	Positive going edge 50ns before change in position output.		
Width typ	300	ns	
min	200	ns	
max	600	ns	
Max Load	3	LSTTL	
POWER SUPPLIES Voltage Levels			The 2S80 may latch up if $+V_S$ is applied without $-V_S$.
+ V_S	+12 \pm 10%	V	
- V_S	-12 \pm 10%	V	
+ V_L	+5 to +14	V	
Current			Over operating temperature range.
+ V_S , - V_S at 12V	12 (typ), 23 (max)	mA	
+ V_S , - V_S at 13.2V	19 (typ), 30 (max)	mA	
+ V_L	0.5 (typ), 1.5 (max)	mA	
GENERAL Operating Temperature Range			
JD, KD, LD Options	0 to +70	$^{\circ}\text{C}$	
SD, TD, UD Options	-55 to +125	$^{\circ}\text{C}$	
Storage Temperature Range (All Options)	-60 to +150	$^{\circ}\text{C}$	
Weight	0.2 (5)	oz (grams)	

CONVERTER CHARACTERISTICS

Model	2S80	Units	Notes
RATIO MULTIPLIER Function	AC ERROR output represents the difference between the angle at the SIN and COS inputs compared to the position output angle.		
AC ERROR Output Scaling			Maximum over temp. range.
10-Bit Resolution	177.6	mV/bit	
12-Bit Resolution	44.4	mV/bit	
14-Bit Resolution	11.1	mV/bit	
16-Bit Resolution	2.775	mV/bit	
Accuracy			
JD and SD Options	± 8	arc mins	Guaranteed monotonic to 14 bits when connected in tracking mode. Guaranteed monotonic to 16 bits when connected in tracking mode.
KD and TD Options	± 4	arc mins	
LD and UD Options	± 2	arc mins	
Differential Nonlinearity			
JD, KD, SD, TD Options	<1	Bits in 14	Guaranteed monotonic to 14 bits when connected in tracking mode. Guaranteed monotonic to 16 bits when connected in tracking mode.
LD, UD Options	<1	Bits in 16	
PHASE SENSITIVE DETECTOR			Specified over operating frequency range. Tested at 1kHz.
Output Offset Voltage	12 (max)	mV	
Gain of Signal (dc Out, rms In)			
In Phase w.r.t. Reference	-0.9 ± 2%		
In Quadrature w.r.t. Reference	± 0.02 (max)		
Input Bias Current	60 (typ), 150 (max)	nA	
Input Impedance	>1	MΩ	
Input Voltage Range	+8 to -8	V	
INTEGRATOR			See section "Integrator."
Open Loop Gain at 10kHz	60 ± 3	dB	
Dead Zone Current	100	nA/LSB	
Input Offset Voltage	1 (typ), 5 (max)	mV	
Input Bias Current	60 (typ), 150 (max)	nA	
Output Voltage Range (min)	+8 to -8	V	
Input Impedance	>1	MΩ	
Input Voltage Range	+8 to -8	V	
VCO			With ± 12V supplies. Symmetrical power supplies. See section "Using the Velocity Output."
Maximum Rate	1.1	MHz	
VCO Rate	7.4 ± 10%	kHz/μA	
VCO Rate Tempco	-0.05	%/°C	
Input Offset Voltage	1 (typ), 5 (max)	mV	
Input Bias Current	120 (typ), 300 (max)	nA	
Input Bias Current Tempco	-0.55	nA/°C	
Input Voltage Range	-8 to +8	V	
Linearity of Absolute Rate			
Over Full Range	± 1 (typ), ± 3 (max)	%	
Over 0 to 50% of Max Range	+1 (max)	%	
Reversion Error	<3 (max)	%	
Sensitivity of Reversion Error to Symmetry of Power Supplies	8	%/V of Asymmetry	

Specifications subject to change without notice.

ABSOLUTE MAXIMUM INPUTS (with respect to GND)

+V _S ¹	0V to +14V dc
-V _S	0V to -14V dc
+V _L	0V to +V _S
Reference	+14V to -V _S
Sin	+14V to -V _S
Cos	+14V to -V _S
Any Logical Input	-0.4V to +V _L dc
Demodulator Input	+14V to -V _S
Integrator Input	+14V to -V _S
VCO Input	+14V to -V _S

CAUTION:

1. Correct polarity voltages must be maintained on the +V_S and -V_S pins.

OPERATION OF THE CONVERTER

When connected in a circuit such as is shown in Figure 1 the 2S80 operates as a tracking resolver-to-digital converter and forms a type 2 closed loop system. This means that the output will automatically follow the input for speeds up to the selected maximum tracking rate. No convert command is necessary as the conversion is initiated by each LSB increment of the input. Each LSB increment of the converter initiates a BUSY pulse.

Because the conversion depends on the ratio of the input signals the 2S80 is remarkably tolerant of input amplitude and frequency (there is no need of an accurate, stable oscillator to produce the reference signal). The inclusion of a phase sensitive detector in the conversion loop ensures a high immunity to signals that are not coherent or are in quadrature with the reference signal.

Two major areas of the 2S80 specification can be selected by the user to optimize the total system performance. The resolution of the digital output is set by the state of the inputs SC1 and SC2 to be 10, 12, 14 or 16 bits and the dynamic characteristics of bandwidth and tracking rate are selected by the choice of external components.

Position Output

The resolver shaft position is represented at the converter output by a natural binary parallel digital word.

As the digital output of the converter passes through the major carries, i.e., all "1s" to all "0s" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.

The direction of input rotation is indicated by the DIRECTION (DIR) logic output. This direction data is always valid in advance of a RIPPLE CLOCK pulse and, as it is internally latched, only changes with a change in direction.

Both the RIPPLE CLOCK pulse and the DIRECTION data are unaffected by the application of the INHIBIT.

The static accuracy quoted is the worst case error that can occur over the full operating temperature excluding the effect of offset signals at the INTEGRATOR INPUT (which can be trimmed out) and with the following conditions: input signal amplitudes are within 5% of the nominal values; signal and reference frequency is within the specified operating range; phase shift between signal and reference is less than 10 degrees; signal and reference waveform harmonic distortion is less than 10%.

These test conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the 2S80 can be used well outside these operating conditions providing the following points are observed.

Signal Amplitude (Sine and Cosine Inputs)

The amplitude of the signal inputs should be maintained within 5% of the nominal values if full performance is required from the velocity signal.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than 10% will result in a dramatic loss in accuracy due to internal overload. Reducing level will result in a steady decline in accuracy. With the signal levels at 50% of the correct value, the angular error will increase to an amount equivalent to 1.3LSB. At this level the repeatability will also degrade to 2LSB and the dynamic response will also change, since the dynamic characteristics are proportional to the signal level.

The 2S80 will not be damaged if the signal inputs are applied to the converter without the power supplies and/or the reference.

Reference Voltage Level

The amplitude of the reference signal applied to the converter's input is not critical, but care should be taken to ensure it is kept below the absolute maximum voltage.

The 2S80 will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

Harmonic Distortion

The amount of harmonic distortion allowable on the signal and reference lines mainly depends on the type of transducer being used.

Square waveforms can be used but the input levels should be adjusted so that the average value is 1.9V rms. (For example, a square wave should be 1.9V peak.)

Note: The figure specified of 10% harmonic distortion is for calibration convenience only.

Velocity Signal

The tracking converter technique generates an internal signal at the output of the integrator (the INTEGRATOR OUTPUT Pin) that is proportional to the rate of change of the input angle. This is a dc analog output referred to as the VELOCITY signal.

DC Error Signal

The signal at the output of the phase sensitive detector (DEMODULATOR OUTPUT) is the signal to be nulled by the tracking loop and is therefore proportional to the error between the input angle and the output digital angle. This is the DC ERROR of the converter; and as the converter is a type 2 servo loop, it will increase if the output fails to track the input for any reason. It is an indication that the input has exceeded the maximum tracking rate of the converter or, due to some internal malfunction, the converter is unable to reach a null. By connecting two external comparators, this voltage can be used as a "built-in test".

CONNECTING THE CONVERTER

The power supply voltages connected to $+V_S$ and $-V_S$ pins should be $\pm 12V$ and must not be reversed. If one rail is connected without the other, the converter will not operate and may "latch up". In this case, the removal of both rails is necessary in order for the converter to function correctly again. The voltage applied to V_L can be $+5V$ to $+V_S$.

It is suggested that decoupling capacitors are connected in parallel between the power lines $+V_S$, $-V_S$ and ANALOG GROUND adjacent to the converter. Suggested values of 100nF (ceramic) and 10 μ F (tantalum). Decoupling capacitors of 100nF and 10 μ F should also be connected between $+V_L$ and DIGITAL GROUND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The resolver connections should be made to the SIN and COS inputs, REFERENCE INPUT and SIGNAL GROUND as shown in Figure 7 and described in section "CONNECTING THE RESOLVER". The two signal ground wires from the resolver should be joined at the SIGNAL GROUND pin of the converter to minimize the coupling between the sine and cosine signals. For this reason it is also recommended that the resolver is connected using twisted pair cables with the sine, cosine and reference signals twisted separately.

SIGNAL GROUND and ANALOG GROUND are connected




Figure 1. 2S80 Connection Diagram

internally. ANALOG GROUND and DIGITAL GROUND must be connected externally.

The external components required should be connected as shown in Figure 1.

SELECTING THE RESOLUTION

The resolution of the 2S80 can be selected to be 10, 12, 14 or 16 bits by use of the short cycling inputs SC1 and SC2. The required resolution can be selected as shown in the specification section.

The choice of resolution will affect the values of R4 and R6 which scale the inputs to the integrator and the VCO respectively (see section "COMPONENT SELECTION"). If the resolution is changed, then new values of R4 and R6 must be switched into the circuit.

Note: When changing resolution under dynamic conditions, a period of uncertainty will exist before position and velocity data is valid.

COMPONENT SELECTION

The following instructions describe how to select the external components to the converter in order to achieve the required bandwidth and tracking rate. In all cases the nearest "preferred value" component should be used and a 5% tolerance will not degrade the overall performance of the converter. Care should be taken that the resistors and capacitors will function over the required operating temperature range. The components should be connected as shown in Figure 1.

For more detailed information and explanation, see section "CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE".

1. HF Filter (R1, R2, C1, C2)

The function of the HF filter is to reduce the amount of noise present on the signal inputs to the 2S80, reaching the Phase Sensitive Detector and affecting the outputs. R1 and C2 may be omitted – in which case R2 = R3 and C1 = C3, calculated below – but their use is particularly recommended if noise from a switch mode motor drive is present.

Values should be chosen so that

$$R1 = R2 \leq 56k\Omega$$

$$C1 = C2 = \frac{1}{2\pi R1 f_{REF}}$$

and f_{REF} = Reference frequency

(Hz)

This filter gives an attenuation of 3 times at the input to the phase sensitive detector.

2. Gain Scaling Resistor (R4)

If R1, C2 are fitted then:

$$R4 = \frac{E_{DC}}{100 \times 10^{-9}} \times \frac{1}{3} \Omega$$

If R1, C2 are not fitted then:

$$R4 = \frac{E_{DC}}{100 \times 10^{-9}} \Omega$$

where E_{DC} = 160×10^{-3} for 10 bits resolution
 = 40×10^{-3} for 12 bits
 = 10×10^{-3} for 14 bits
 = 2.5×10^{-3} for 16 bits
 = Scaling at the DC ERROR in volts

3. AC Coupling of Reference Input (R3, C3)

Select R3 and C3 so that there is no significant phase shift at the reference frequency. That is,

$$R3 = 100k\Omega$$

$$C3 > \frac{1}{10^5 \times f_{REF}}$$

4. Maximum Tracking Rate (R6)

The VCO input resistor R6 sets the maximum tracking rate of the converter and hence the velocity scaling as at the max tracking rate the velocity output will be 8V.

Decide on your required maximum tracking rate, "T", in revolutions per second. Note that "T" must not exceed the specified maximum tracking rate or 1/16 of the reference frequency.

$$R6 = \frac{5.92 \times 10^7}{T \times p} \text{ k}\Omega$$

where p = bit per rev
 = 1,024 for 10 bits resolution
 = 4,096 for 12 bits
 = 16,384 for 14 bits
 = 65,536 for 16 bits

5. Closed Loop Bandwidth Selection (C4, C5, R5)

a. Choose the Closed Loop 3dB Bandwidth (f_{BW}) required ensuring that

$$f_{REF} > 2.5 \times f_{BW}$$

Typical values may be 100Hz for 400Hz reference frequency and 500 to 1000Hz for 5kHz reference frequency.

b. Select C4 so that

$$C4 = \frac{20.2 \times 10^{-3}}{R6 \times f_{BW}^2}$$

with R6 in k Ω and f_{BW} in Hz selected above.

c. C5 is given by

$$C5 = 5 \times C4$$

d. R5 is given by

$$R5 = \frac{4}{2 \times \pi \times f_{BW} \times C5} \Omega$$

6. VCO Phase Compensation

The following values of C6 and R7 should be fitted.

$$C6 = 470pF \quad R7 = 68\Omega$$

7. Offset Adjust

Offset and bias current at the integrator input can cause an additional positional offset at the output of the converter of 1 arc min typical, 5.3 arc mins maximum. If this can be tolerated, then R8 and R9 can be omitted from the circuit.

If fitted, the following values of R8 and R9 should be used: R8 = 4.7M Ω , R9 = 1M Ω potentiometer.

To adjust for zero offset, ensure the resolver is disconnected and all the other external components are fitted. Connect the COS pin to the REFERENCE INPUT and the SIN pin to the SIGNAL GROUND and with the power and reference applied, adjust the potentiometer to give all "0s" on the digital output bits.

The potentiometer may be replaced by select on test resistors if preferred.

PIN FUNCTIONS

REFERENCE I/P
 DEMOD I/P
 AC ERROR O/P
 COS

Input pin for the Reference Signal.
 Demodulator input pin.
 Output of Ratio Multiplier.
 Input pin for Cosine signal from resolver.

ANALOG GROUND
 SIGNAL GROUND
 SIN

Power ground.
 Ground pin for signals from resolver.
 Input pin for Sine signal from resolver.

+V_S
 BIT 1 - BIT 16
 V_L
 ENABLE

Main positive power supply.
 Parallel output data bits.
 Logic power supply.
 Logic "HI" sets the output data bits to a high impedance state, a logic "LO" presents the data in the latches to the output pins.

BYTE SELECT

Selects the data output bits presented on data bits 1 to 8. Logic "HI" will present the 8 most significant bits; a logic "LO" will present the least significant byte.

INHIBIT

Logic "LO" inhibits the data transfer from the counter to the output latches.

DIGITAL GROUND
 SC1, SC2

Ground pin for digital circuitry.
 Logic inputs used for selecting the resolution of the converter.

DATA LOAD

Logic "LO" allows data to be loaded into the counters.

BUSY

Converter BUSY. A logic "HI" indicates that the output latches are being updated and data should not be transferred.

DIRECTION

Logic output indicating the direction of rotation of the input signals.

RIPPLE CLOCK

A negative going pulse whenever the output of the converter changes from all "1s" top all "0s" or the converse.

-V_S

Main negative power supply.

VCO I/P

Input pin to VCO.

INTEGRATOR I/P

Input pin of Integrator.

INTEGRATOR O/P

Output pin of Integrator.

DEMODO O/P

Output pin of Demodulator.

DATA TRANSFER

To transfer data the INHIBIT input should be used. The data will be valid 600ns after the application of a logic "Lo" to the INHIBIT. This is regardless of the time when the INHIBIT is applied and allows time for an active BUSY to clear. By using the ENABLE input the two bytes of data can be transferred after which the INHIBIT should be returned to a logic "Hi" state to enable the output latches to be updated.

BUSY Output:

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL levels. A BUSY pulse is initiated each time the input moves by the analog equivalent of an LSB and the internal counter is incremented or decremented.

INHIBIT Input:

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

ENABLE Input:

The ENABLE input determines the state of the output data. A logic "Hi" maintains the output data pins in the high impedance condition, and application of a logic "Lo" presents the data in the latches to the output pins. The operation of the ENABLE has no effect on the conversion process.

BYTE SELECT Input:

The BYTE SELECT input selects the byte of position data to be presented at the data output bits 1 to 8. The least significant byte will be presented on data output bits 9 to 16 (with the ENABLE input taken to a logic "Lo") regardless of the state of the BYTE SELECT pin. Note that when the 2S80 is used with a resolution less than 16 bits the unused data lines are pulled to a logic "Lo". A logic "Hi" on the BYTE SELECT input will present the eight most significant data bits on data output Bits 1 and 8. A logic "Lo" will present the least significant byte on data outputs 1 to 8, i.e., data outputs 1 to 8 will duplicate data outputs 9 to 16.

The operation of the BYTE SELECT has no effect on the conversion process of the converter.

RIPPLE CLOCK Output:

As the output of the converter passes through the major carry, i.e., all "1s" to all "0s" or the converse, a positive going edge on the RIPPLE CLOCK (RC) output is initiated indicating that a revolution, or a pitch, of the input has been completed. The pulse has a minimum width of 300ns and is reset by the start of the next data update cycle.

DIRECTION Output:

The DIRECTION (DIR) logic output indicates the direction of the input rotation, and this data is valid in advance of the RIPPLE CLOCK pulse and stays valid until the direction changes. This is the start of the next data update cycle – if the direction of rotation of the inputs has changed – and will be at least 300ns after the rising edge of the RIPPLE clock (see Figure 2).

The DIR and RC outputs are unaffected by the state of the INHIBIT input.

CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE

The 2S80 allows the user great flexibility in choosing the dynamic characteristics of the resolver-to-digital conversion to ensure the optimum system performance. The characteristics are set by the external components shown in Figure 1, and the section "COMPONENT SELECTION" explains how to select desired maximum tracking rate and bandwidth values. The following paragraphs explain in greater detail the circuit of the 2S80 and the variations in the dynamic performance available to the user.

Loop Compensation

The 2S80 (connected as shown in Figure 1) behaves as a type 2 tracking servo loop where the VCO/counter combination and the Integrator perform the two integration functions inherent in a type 2 loop.

Additional compensation in the form of a pole/zero pair is required to stabilize any type 2 loop to avoid the loop gain characteristic crossing the 0dB axis with 180° of additional phase lag, as shown in Figure 4. This compensation is implemented by the integrator components (R4, C4, R5, C5).

The overall response of such a system is that of a unity gain second order low pass filter, with the angle of the resolver as the input and the digital position data as the output.

The 2S80 does not have to be connected as tracking converter, parts of the circuit can be used independently. This is particularly true of the Ratio Multiplier which can be used as a control transformer.

A block diagram of the 2S80 is given in Figure 3.

Ratio Multiplier

The Ratio Multiplier is the input section of the 2S80 and compares the signal from the resolver inputs, θ , to the digital angle, ϕ , held in the counter. Any difference between these two angles results in an analog voltage at the AC ERROR OUTPUT. This circuit function has historically been called a "Control Transformer" as it was originally performed by a mechanical device known by that name.

The AC ERROR signal is given by

$$A1 \sin(\theta - \phi) \sin \omega t.$$

where $\omega = 2\pi f_{REF}$

f_{REF} = reference frequency

A1, the gain of the ratio multiplier stage is 14.5 times

So for 2V rms inputs signals

AC ERROR output in volts/(bit of error)

$$= 2 \times \sin\left(\frac{360}{p}\right) \times A1$$

where p = bits per rev

$$= 1,024 \text{ for 10 bits resolution}$$

$$= 4,096 \text{ for 12 bits}$$

$$= 16,384 \text{ for 14 bits}$$

$$= 65,536 \text{ for 16 bits}$$

Giving AC ERROR output

$$= 178\text{mV rms/bit @ 10 bits resolution}$$

$$= 44.5\text{mV rms/bit @ 12 bits}$$

$$= 11.125\text{mV rms/bit @ 14 bits}$$

$$= 2.78\text{mV rms/bit @ 16 bits}$$

The Ratio Multiplier will operate in exactly the same way whether the 2S80 is connected as a tracking converter or as a control transformer, where data is preset into the counters using the DATA LOAD pin.




Figure 2. Timing Diagram

HF Filter

The AC ERROR OUTPUT may be fed to the PSD via a simple ac coupling network (R2, C1) to remove any DC offset at this point. Note, however, that the PSD of the 2S80 is a wideband demodulator and is capable of aliasing HF noise down to within the loop bandwidth. This is most likely to happen where the resolver is situated in particularly noisy environments, and the user is advised to fit a simple HF filter R1, C2 prior to the phase sensitive demodulator.

The attenuation and frequency response of a filter will affect the loop gain and must be taken into account in deriving the loop transfer function. The suggested filter (R1, C1, R2, C2) is shown in Figure 1 and gives an attenuation at the reference frequency (f_{REF}) of 3 times at the input to the phase sensitive demodulator.

Values of the components used in the filter must be chosen to ensure that the phase shift at f_{REF} is within the allowable signal to reference phase shift of the converter.

Phase Sensitive Demodulator

The Phase Sensitive Demodulator is effectively ideal and develops a mean dc output at the DEMODULATOR OUTPUT pin of

$$\frac{\pm 2 \sqrt{2}}{\pi} \times (\text{DEMODULATOR INPUT rms voltage})$$

for sinusoidal signals in phase or antiphase with the reference (for a square wave the DEMODULATOR OUTPUT voltage will equal the DEMODULATOR INPUT). This provides a signal at the DEMODULATOR OUTPUT which is a dc level proportional to the positional error of the converter.

$$\begin{aligned} \text{DC Error Scaling} &= 160\text{mV/bit (10 bits resolution)} \\ &= 40\text{mV/bit (12 bits resolution)} \\ &= 10\text{mV/bit (14 bits resolution)} \\ &= 2.5\text{mV/bit (16 bits resolution)} \end{aligned}$$

When the tracking loop is closed, this error is nulled to zero unless the converter input angle is accelerating.

Integrator

The integrator components (R4, C4, R5, C5) are external to the 2S80 to allow the user to determine the optimum dynamic characteristics for any given application. The section "COMPONENT SELECTION" explains how to select components for a chosen bandwidth.

Since the output from the integrator is fed to the VCO INPUT, it is proportional to velocity (rate of change of output angle) and can be scaled by selection of R6, the VCO input resistor. This is explained in the section "VOLTAGE CONTROLLED OSCILLATOR (VCO)" below.

To prevent the converter from "flickering" (i.e., continually toggling by ± 1 bit when the quantized digital angle, ϕ , is not an exact representation of the input angle, θ) feedback is internally applied from the VCO to the integrator input to ensure that the VCO will only update the counter when the error is greater than or equal to 1 bit. In order to ensure that this feedback "hysteresis" is set to 1LSB the input current to the integrator must be scaled to be 100nA/bit. So,

$$R4 = \frac{\text{DC Error Scaling (mV/bit)}}{100 \text{ (nA/bit)}} \text{ M}\Omega$$

Any offset at the input of the integrator will affect the accuracy of the conversion as it will be treated as an error signal and offset the digital output. One LSB of extra error will be

added for each 100nA of input bias current. The method of adjusting out this offset is given in the section "COMPONENT SELECTION".

Voltage Controlled Oscillator (VCO)

The VCO is essentially a simple integrator feeding a pair of dc level comparators. Whenever the integrator output reaches one of the comparator threshold voltages, a fixed charge is injected into the integrator input to balance the input current. At the same time the counter is clocked either up or down, dependent on the polarity of the input current. In this way the counter is clocked at a rate proportional to the magnitude of the input current of the VCO.

During the reset period the input continues to be integrated although the reset period is constant at 400ns.

The VCO rate is fixed for a given input current by the VCO scaling factor,

$$= 7.4\text{kHz}/\mu\text{A}$$

The tracking rate in rps per μA of VCO input current can be found by dividing the VCO scaling factor by the number of LSB changes per rev (i.e., 4096 for 12-bit resolution).

The input resistor R6 determines the scaling between the converter velocity signal voltage at the INTEGRATOR OUTPUT pin and the VCO input current. Thus to achieve a 5V output at 100 rps (6000 rpm) and 12-bit resolution the VCO input current must be:

$$(100 \times 4096)/(7400) = 55.3\mu\text{A}$$

Thus, R6 would be set to: $5/(55.3 \times 10^{-6}) = 90\text{k}\Omega$

The velocity offset voltage depends on the VCO input resistor, R6, and the VCO bias current and is given by

$$\text{Velocity Offset Voltage} = R6 \times (\text{VCO bias current})$$

The temperature coefficient of this offset is given by

$$\text{Velocity Offset Tempco} = R6 \times (\text{VCO bias current tempco})$$

where the VCO bias current tempco is typically $-0.55\text{nA}/^\circ\text{C}$.

The maximum recommended rate for the VCO is 1.1MHz which sets the maximum possible tracking rate.

Since the maximum voltage swing available at the integrator output is $\pm 8\text{V}$, this implies that the minimum value for R6 is 54k Ω . As

$$\text{Max Current} = \frac{1.1 \times 10^6}{7.4 \times 10^3} = 149\mu\text{A}$$

$$\text{Min Value } R_6 = \frac{8}{149 \times 10^{-6}} = 54\text{k}\Omega$$




Figure 3. 2S80 Functional Diagram

Transfer Function

By selecting components using the method outlined in the section "Component Selection" the converter will have a critically damped time response and maximum phase margin. The Closed-Loop Transfer Function is given by:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{14(1 + s_N)}{(s_N + 2.4)(s_N^2 + 3.4s_N + 5.8)}$$

where, s_N , the normalized frequency variable is

$$s_N = \frac{2}{\pi} \frac{s}{f_{BW}}$$




Figure 4. 2S80 Gain Plot




Figure 5. 2S80 Phase Plot

and f_{BW} is the closed-loop 3dB bandwidth (selected by the choice of external components).

The acceleration constant, K_A , is given approximately by

$$K_A = 6 \times (f_{BW})^2 \text{ sec}^{-2}$$

The normalized gain and phase diagrams are given in Figures 4 and 5.

The small signal step response is shown in Figure 6. The time from the step to the first peak is t_1 and the t_2 is the time from the step until the converter as settled to 1LSB. The times t_1 and t_2 are given approximately by

$$t_1 = \frac{1}{f_{BW}}$$

$$t_2 = \frac{5}{f_{BW}} \times \frac{R}{12}$$

where R = resolution, i.e., 10, 12, 14 or 16.

The large signal step response (for steps greater than 10 degrees) applies when the error voltage will exceed the linear range of the converter. Typically the converter will take 3 times longer to reach the first peak for a 179 degrees step.

The response to a velocity step, the velocity output will exhibit the same time response characteristics as outlined above for the position output.




Figure 6. 2S80 Small Step Response

APPLICATIONS

USING THE 2S80 AS A CONTROL TRANSFORMER

The ratio multiplier section of the 2S80 can be used independently to the rest of the converter to perform the function of Control Transformer. In this mode the signal from the resolver inputs, θ , is compared to a digital angle, ϕ , loaded into the counters. Any difference between these two angles results in an analog voltage at the AC ERROR OUTPUT. To use the device in this way the DATA LOAD pin is used.

Applying a logic "Lo" to the DATA LOAD pin will allow data to be loaded into the counters of the converter from the data lines. It is important that the data lines are placed in the high impedance state before loading data.

To operate the 2S80 as a tracking resolver-to-digital converter the DATA LOAD pin should be left unconnected as it is pulled high internally to +12V.

CAUSES OF ADDITIONAL ERROR

Integrator Offset

Additional inaccuracies in the conversion of the resolver signals will result from an offset at the input to the integrator as it will

be treated as an error signal. This error will be typically 1 arc minute over the operating temperature range.

A description of how to adjust for zero offset is given in the section "COMPONENT SELECTION" and the circuit required is shown in Figure 1.

Differential Phase Shift

Phase shift between the sine and the cosine signals from the resolver is known as differential phase shift and can cause static error. Some differential phase shift will be present on all resolvers as a result of coupling. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different loads could cause differential phase shift.

The additional error caused by differential phase shift on the input signals approximates to

$$\text{Error} = 0.53 \text{ a.b arc minutes}$$

where a = differential phase shift in degrees
and b = signal to reference phase shift in degrees.

This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see section "CONNECTING THE RESOLVER"). By taking these precautions, the extra error can be made insignificant.

Resolver Phase Shift

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's static accuracy.

However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

$$\frac{\text{Shaft Speed (rps)} \times \text{Phase Shift (Degs)}}{\text{Reference Frequency}}$$

For example, for a phase shift of 20 degrees, a shaft rotation of 22rps and a reference frequency of 5kHz, the converter will exhibit an additional error of:

$$\frac{22 \times 20}{5000} = 0.088 \text{ degrees}$$

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE RESOLVER").

NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

USING THE VELOCITY SIGNAL

The signal at the INTEGRATOR OUTPUT pin relative to the ANALOG GROUND pin is an analog voltage proportional to the rate of change of the input angle. This signal can be used to stabilize servo loops or in place of a velocity transducer. Although the conversion loop of the 2S80 includes a digital section there is an additional totally analog feedback loop around the velocity signal. This ensures that there is no digital effects on the output signal and that the loop is closed even when the input signals are such that the digital output does not change.

A better quality velocity signal will be achieved if the following points are considered.

1. Protection.
The velocity signal should be buffered before use.
2. Reversion Error.
If necessary, the reversion error can be reduced by a simple trimming circuit. Reversion error, or side-to-side nonlinearity, is a result of differences in the up and down rates of the VCO. The reversion error can be nulled by varying one supply rail relative to the other.
3. Ripple and Noise.

Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:

The resolver is connected to the converter using separate screened twisted pair cable for the sine, cosine and reference signals.

Care is taken to reduce the external noise wherever possible.

An HF filter is fitted before the Phase Sensitive Demodulator (as described in the section HF FILTER).

A resolver is chosen that has a low residual voltage, i.e., a small signal in quadrature with the reference.

Components are selected to operate the 2S80 with the lowest acceptable bandwidth.

Feedthrough of the reference frequency should be removed by a filter on the velocity signal.

The signal voltages are 2V rms to prevent a ripple at the LSB switching rate. This is because the ILSB of analog feedback that prevents the output from flickering will be incorrectly scaled (see section "INTEGRATOR").

If the above precautions are taken, a very good noise and ripple performance is obtainable making the 2S80 velocity signal usable in very noisy environments, for instance in motor drive applications with PWM switching noise.

The positional error curve of the converter and the resolver will result in an apparent acceleration when the resolver is rotating at a constant velocity. The main result of this will be a ripple on the velocity signal twice per revolution.

CONNECTING THE RESOLVER

The recommended connection circuit is shown in Figure 7.




Figure 7. Connecting the 2S80 to a Resolver

In cases where the reference phase relative to the input signals from the resolver requires adjustment, this can be easily achieved by varying the value of the resistor R2 of the HF filter (see Figure 1).

Assuming that $R1 = R2 = R$ and $C1 = C2 = C$

$$\text{and Reference Frequency} = \frac{1}{2\pi R C}$$

By altering the value of R2 the phase of the reference relative to the input signals will change in an approximately linear manner for phase shifts of up to 10 degrees.

Increasing R2 by 10% introduces a phase lag of 2 degrees.

Decreasing R2 by 10% introduces a phase lead of 2 degrees.

For signal and reference voltages greater than 2V rms a simple voltage divider circuit of resistors can be used to generate the correct signal level at the converter. Care should be taken to ensure that the ratios of the resistors between the sine signal line and ground and the cosine signal line and ground are the same. Any difference will result in an additional position error.




Figure 8.

TYPICAL CIRCUIT CONFIGURATION

Figure 8 shows a typical circuit configuration for the 2S80 in a 12-bit resolution mode. Values of the external components have been chosen for a reference frequency of 5kHz and to give a maximum tracking rate of 260 rps and a bandwidth of 520Hz. The resistors are 0.125W, 5% tolerance preferred values. The capacitors are 100V ceramic, 10% tolerance components.

An offset adjustment potentiometer is included at the integrator input to remove the offset error. Obviously this can be left out of the circuit if the extra inaccuracy can be tolerated.




Figure 9. Large Step Response Curves for Typical Circuit Shown in Figure 8

ORDERING INFORMATION

Model	Accuracy (Arc mins)	Operating Temperature Range (°C)		Package Option*
2S80JD	8	0 to +70		D-40
2S80KD	4	0 to +70		D-40
2S80LD	2	0 to +70		D-40
2S80SD	8	-55 to +125		D-40
2S80TD	4	-55 to +125		D-40
2S80UD	2	-55 to +125		D-40

*See Section 13 for package outline information.

FEATURES

Low Cost
Monolithic Construction
28-Pin DIP Package
Ratiometric Conversion
Low Power Consumption: 300mW typical
Dynamic Performance Set by User
High Tracking Rate: 260 rps max
Velocity Output

APPLICATIONS

Brushless Motor Control
Programmable Limit Switches
Process Control
Numerical Control of Machine Tools
Robotics
Axis Control


GENERAL DESCRIPTION

The 2S81 is a monolithic 12-bit tracking resolver-to-digital converter packaged in a 28-pin DIP. It is manufactured in Analog Devices' proprietary BiMOS II process which combines high-density and low-power CMOS logic with high-accuracy bipolar linear circuitry.

The converter can track resolver signals at rates up to 260 revolutions per second (15,600 rpm). Users can set the converter's dynamic performance with external components, providing greater flexibility in tailoring the converter to suit system requirements.

The 2S81 converts resolver format input signals into a 12-bit natural binary digital word using a ratiometric tracking conversion method. This ensures high noise immunity and tolerance of long lead lengths when the converter is located remotely from the resolver. The 12-bit output word is in a three-state digital logic form, available in 2 bytes on the 8 output data lines. BYTE SELECT and INHIBIT pins ensure easy data transfer. In addition, output pins are available to permit the use of external counters to count cycle or pitch. An analog signal proportional to velocity is also available.

2S81 PIN CONFIGURATION



PRODUCT HIGHLIGHTS

Monolithic: The single-chip construction reduces package size and increases inherent reliability.

Low Cost: The use of a single integrated circuit to perform the conversion ensures low cost.

Ratiometric Tracking Conversion: Conversion technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and tolerates harmonic distortion in the reference and input signals.

Dynamic Performance Set by User: By selecting external resistor and capacitor values, the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low-cost preferred value resistors and capacitors.

Velocity Output: An analog signal proportional to velocity is linear to 1% (typical). This can be used in place of a velocity transducer in many applications to provide loop stabilization and velocity feedback data.

MODELS AVAILABLE

The 2S81 operates over 0 to +70°C temperature range. The reference frequency can range from 400 to 20,000Hz.

SPECIFICATIONS (typical at 25°C unless otherwise specified)

Model	2S81JD	Units	Notes
OVERALL CONVERTER SPECIFICATIONS (CONNECTED AS SHOWN IN FIGURE 1)			
Resolution	12	Bits	
Accuracy	± 30 + 1LSB	Arc Minutes	Accuracy will be Affected by the Offset at the INTEGRATOR I/P.
Tracking Rate Range	0 to 260 (max)	rps	User Selected, Max Rate Limited at Lower Operating Frequencies.
Operating Frequency Range	400 to 20,000	Hz	
Repeatability of Position Output Bandwidth	1	LSB	
Velocity Signal			See "Using the Velocity Signal"
Linearity Over Full Range	± 1 (typ), ± 3 (max)	%	
Over 0 to 6000 rpm	± 1 (max)	%	
Reversion Error	± 5 (max)	%	Symmetry of -V _S and +V _S Power Supplies to be within ± 5%.
	± 2 (max)	%	With -V _S Adjusted for Best Performance.
Zero Offset (for 260 rps Max Tracking Rate)	± 6 (typ) + 16 (max)	mV	Depends on VCO I/P Resistor (R6).
Zero Offset Tempco (for 260 rps Max Tracking Rate)	- 22	μV/°C	Depends on VCO I/P Resistor (R6).
Gain Scaling Accuracy	± 10	% FSD	
Output Voltage	± 8	V dc	
Noise and Ripple (av-pk)	1.5	%	See Section "Using the Velocity Signal"
ANALOG INPUTS			
Protection	All Analog Inputs Are Diode Protected Against Overvoltage at ± 8V		
REFERENCE INPUT			
Frequency	400 - 20,000	Hz	
Voltage Level	2	V rms	
Nominal	11	V peak	
max			
Input Bias Current	60 (typ), 150 (max)	nA	
Input Impedance	>1	MΩ	
SIGNAL INPUTS (SIN, COS)			
Frequency	400 - 20,000	Hz	
Allowable Phase Shift (Signal to Reference)	10	Degrees	
Voltage Level	2, ± 10%	V rms	
Input Bias Current	60 (typ), 150 (max)	nA	
Input Impedance	>1	MΩ	
Maximum Voltage	± 8	V	
DIGITAL INPUTS			
	TTL-Compatible		
INHIBIT			
Sense	Logic LO to Inhibit		
Time to Data Stable (After Negative Going Edge of INHIBIT)	1	μs	
BYTE SELECT			
Sense	Logic HI Selects 8MSBs on Pins 8-15 Logic LO Selects 4LSBs on Pins 8-11; Pins 12-15 Are Logic LO		
Data Available (After Change in State)	150 (typ), 450 (max)	ns	
ENABLE			
Sense	Logic LO to Enable Position Outputs Logic HI Position Outputs in High Impedance State		
Enable and Disable Times	200 (typ), 550 (max)	ns	
ANALOG OUTPUTS			
Protection	Short Circuit Output Current Limited to ± 8mA, ± 30% Output Voltage Range Will Be Degraded for Currents > 3mA		
Output Voltage Range (typ)	+ 9 to - 9	V	
(max)	+ 10.5 to - 10.5	V	
(min)	+ 8 to - 8	V	
DIGITAL OUTPUTS			
Format	V _L = + 5V TTL Compatible V _L = + 12V CMOS Compatible		Voltage on V _L Sets the Voltage Level of Digital Outputs.

Model	2S81JD	Units	Notes
POSITION OUTPUTS			
Format	Three-State Natural Binary		
Resolution	12	Bits	
Number of Data Lines	8		Pins 8 to 15
Max Load	3	LSTTL	
Monotonicity	Guaranteed		
DIRECTION (DIR)			
Sense	Logic "HI" When Counting Up Logic "LO" When Counting Down		
Timing	Only Changes, if Required, at Start of Output Position Data Update Cycle		
Max Load	3	LSTTL	
RIPPLE CLOCK (RC)			
Sense	Positive Going Edge When Counting Up from All "1s" and When Counting Down from All "0s" as Data Changes		
Timing	Edge Occurs at Least 300ns Before Change in DIR Can Occur		
Width (min)	300	ns	
Reset	By Start of Next Data Update		
Max Load	3	LSTTL	
BUSY			
Sense	Logic "HI" When Converter Position Output Changing		
Timing	Positive Going Edge 50ns Before Change in Position Output		
Width (typ)	300	ns	
(min)	200	ns	
(max)	600	ns	
Load, (max)	3	LSTTL	
POWER SUPPLIES			The Device May Latch Up If +V _s is Applied without -V _s .
Voltage Levels			
+V _s	+12 ± 10%	V	
-V _s	-12 ± 10%	V	
+V _L ⁵	+5 to +14	V	
Current			
+V _s	12 (typ), 23 (max)	mA	
-V _s	12 (typ), 23 (max)	mA	
+V _L	0.5 (typ), 1.5 (max)	mA	
Power Dissipation	300 (typ), 600 (max)	mW	
GENERAL			
Operating Temperature Range	0 to +70	°C	
Storage Temperature Range	-65 to +150	°C	
Weight	0.2 (5)	Oz. (Grams)	

Model	2S81JD	Units	Notes
CONVERTER CHARACTERISTICS			
RATIO MULTIPLIER			
Function	AC ERROR Output Represents the Difference between the Angle at the SIN and COS Inputs Compared to the Position Output Angle		
AC Error Output Scaling	44.4	mV/Bit	
Accuracy	30	Arc Minutes	
Differential Nonlinearity	±0.25 (max)	LSB	
PHASE SENSITIVE DETECTOR			
			Specified Over the Operating Frequency Range. Tested at 1kHz.
Output Offset Voltage (max)	15	mV	
Gain of Signal (dc out, rms in)			
In Phase w. r. t. Reference	-0.9 ± 2%		
In Quadrature w. r. t. Reference	±0.02 (max)		
Input Bias Current	60 (typ), 150 (max)	nA	
Input Impedance	>1	MΩ	
Input Voltage Range	+8 to -8	V	
INTEGRATOR			
Open Loop Gain at 10kHz	60 ± 3	dB	
Output Impedance at 10kHz (max)	0.5	Ω	
Dead Zone Current	100	nA/LSB	See Section "Integrator"
Input Offset Voltage	1 (typ), 5 (max)	mV	
Input Bias Current	60 (typ), 150 (max)	nA	
Output Voltage Range (min)	+8 to -8	V	
Input Impedance	>1	MΩ	
Input Voltage Range	+8 to -8	V	
VCO			
Maximum Rate	1.1	MHz	
VCO Rate	7.4 ± 10%	kHz/μA	
Input Offset Voltage	1 (typ), 5 (max)	mV	
Input Bias Current	120 (typ), 300 (max)	nA	
Input Bias Current Tempco	-0.55	nA/°C	
Input Voltage Range	+8 to -8	V	
Reversion Error	± 5	%	
Linearity of Absolute Rate	+3	%	
Sensitivity of VCO Rate in "Up Direction" to -V _S	-7	%/V	
Sensitivity of VCO Rate in "Down Direction" to -V _S	+2	%/V	

NOTE

Specifications subject to change without notice.

ABSOLUTE MAXIMUM INPUTS (with respect to GND)

+V _S ¹	0V to +14V dc
-V _S	0V to -14V dc
+V _L	0V to +V _S
Reference	+14V to -V _S
Sin	+14V to -V _S
Cos	+14V to -V _S
Any Logic Input	-0.4V to +V _L dc
Demodulator Input	+14V to -V _S
Integrator Input	+14V to -V _S
VCO Input	+14V to -V _S

CAUTION:


1. Correct polarity voltages must be maintained on the +V_S and -V_S pins.

ORDERING INFORMATION

Model	Package Option*	Temperature Range	Operating Frequency Range
2S81JD	D-28	0 to +70°C	400 to 20,000Hz

*See Section 13 for package outline information.

PIN CONFIGURATION



OPERATION OF THE CONVERTER

When connected in a circuit such as is shown in Figure 1 the 2S81 operates as a tracking resolver-to-digital converter and forms a type 2 closed loop system. This means that the digital output will automatically follow the input for speeds up to the maximum tracking rate, set by the choice of external components. No convert command is necessary as the conversion is initiated by each LSB increment of the input. Each LSB increment of the converter initiates a BUSY pulse.

As the digital output of the converter passes through the major carry, i.e., all "1s" to all "0s" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.

The direction of input rotation is indicated by the DIRECTION (DIR) logic output. This direction data is *always* valid in advance of a RIPPLE CLOCK pulse and, as it is internally latched, only changes with a change in direction.

Both the RIPPLE clock pulse and DIRECTION data are unaffected by the application of the INHIBIT.

Position Output

The resolver shaft position is represented at the converter output by a natural binary digital word.

The static angular accuracy quoted is the worst case error that can occur over the full operating temperature range with the following input conditions:

- Signal input amplitudes within 5% of the nominal values.
- Signal and reference frequency within the specified operating range.
- Phase shift between signal and reference less than 10 degrees.
- Signal and reference waveform harmonic distortion less than 10 percent.

These test conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the converters can be used well outside these operating conditions providing the following points are observed.

Signal Amplitude (Sine and Cosine Inputs)

The amplitude of the signal inputs should be maintained within 5% of the nominal values if full performance is required from the velocity signal.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than 10% will result in a dramatic loss in accuracy due to internal overload. Reducing level will result in a steady decline in accuracy. With the signal levels at 50% of the correct value, the angular error will increase to an amount equivalent to 1.3LSB. At this level the repeatability will also degrade to 2LSB and the dynamic response will also change, since the dynamic characteristics are proportional to the signal level.

The 2S81 will not be damaged if the signal inputs are applied to the converter without the power supplies and/or the reference.

Reference Voltage Level

The amplitude of the reference signal applied to the converter's input is noncritical; however, it is essential that the zero crossing

points are maintained in the correct place to drive the converter's phase sensitive detector.

The 2S81 will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

Harmonic Distortion

The amount of harmonic distortion allowable on the signal and reference lines mainly depends on the type of transducer being used.

Square waveforms can be used but the input levels should be adjusted so that the average value is 1.9 volts rms. (For example – a square wave should be 1.9V peak.)

Note: The figure specified of 10% harmonic distortion is for calibration convenience only.

Velocity Signal

The tracking converter technique generates an internal signal at the output of the integrator (the INTEGRATOR OUTPUT pin) that is proportional to the rate of change of the input angle. This is a dc analog output referred to as the VELOCITY signal.

DC Error Signal

The signal at the output of the phase sensitive detector (DE-MODULATOR OUTPUT) is the signal to be nulled by the tracking loop and is therefore proportional to the error between the input angle and the output digital angle. This is the DC ERROR of the converter; and as the converter is a type 2 servo loop, it will increase if the output fails to track the input for any reason. It is an indication that the input has exceeded the maximum tracking rate of the converter or, due to some internal malfunction, the converter is unable to reach a null. By connecting two external comparators this voltage can be used as a "built-in test".

CONNECTING THE CONVERTER

The power supply voltages connected to $+V_S$ and $-V_S$ pins should be $\pm 12V$ and must not be reversed. If one rail is connected without the other, the converter will not operate and may "latch up". In this case the removal of both rails is necessary in order for the converter to function correctly again. The voltage applied to V_L can be $+5V$ to $+V_S$.

It is suggested that decoupling capacitors are connected in parallel between the power lines $+V_S$, $-V_S$ and ANALOG GROUND adjacent to the converter. Suggested values are 100nF (ceramic) and 10 μ F (tantalum). Decoupling capacitors of 100nF and 10 μ F should also be connected between $+V_L$ and DIGITAL GROUND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The resolver connections should be made to the SIN and COS inputs, REFERENCE INPUT and ANALOG GROUND as shown in Figure 7 and described in section "CONNECTING THE RESOLVER". The two signal ground wires from the resolver should be joined at the ANALOG GROUND pin of the converter to minimize the coupling between the sine and cosine signals. For this reason it is also recommended that the resolver is connected using twisted pair cables with the sine, cosine and reference signals twisted separately.

The external components required should be connected as shown in Figure 1.




Figure 1. 2S81 Connection Diagram

COMPONENT SELECTION

The following instructions describe how to select the external components to the converter in order to achieve the required bandwidth and tracking rate. In all cases the nearest "preferred value" component should be used and a 5 percent tolerance will not degrade the overall performance of the converter. Care should be taken that the resistors and capacitors will function over the required operating temperature range. The components should be connected as shown in Figure 1.

For more detailed information and explanation, see section "CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE".

1. HF Filter (R1, R2, C1, C2)

The function of the HF filter is to reduce the amount of noise present on the signal inputs to the 2S81 reaching the Phase Sensitive Detector and affecting the outputs. R1 and C2 may be omitted – in which case R2=R3 and C1=C3, calculated below – but their use is particularly recommended if noise from a switch mode motor drive is present.

Values should be chosen so that

$$R1 = R2 = 50k\Omega \text{ (max)}$$

$$C1 = C2 = \frac{1}{2\pi f_{REF} R1}$$

and f_{REF} = Reference frequency (Hz)

This filter gives an attenuation of 3 times at the input to the phase sensitive detector.

2. Gain Scaling Resistor (R4)

If R1, C2 are fitted then: R4 = 120kΩ

If R1, C2 are not fitted then: R4 = 390kΩ

3. AC Coupling of Reference Input (R3, C3)

Select R3 and C3 so that there is no significant phase shift at the reference frequency. That is,

$$R3 = 100k\Omega$$

$$C3 > \frac{1}{10^5 \times f_{REF}}$$

4. Maximum Tracking Rate (R6)

The VCO input resistor R6 sets the maximum tracking rate of the converter and hence the velocity scaling as at the max tracking rate the velocity output will be 8 volts.

Decide on your required maximum tracking rate, "T" in revolutions per second. Note that "T" must not exceed 260 rps and 1/8 of the reference frequency.

$$R6 = \frac{14.5 \times 10^3}{T} \text{ k}\Omega$$

This gives a scale factor of $\frac{T}{8}$ rps/volt

5. Closed-Loop Bandwidth Selection (C4, C5, R5)
- Choose the Closed-Loop 3dB Bandwidth (B_{CL}) required ensuring that

$$f_{REF} > 2.5 \times B_{CL}$$

Typical values may be 100Hz for 400Hz reference frequency and 500 to 1000Hz for 5kHz reference frequency.

- Select C4 so that

$$C4 = \frac{20.4 \times 10^{-3}}{R6 \times B_{CL}^2}$$

with R6 in k Ω and B_{CL} in Hz selected above.

- C5 is given by

$$C5 = 5 \times C4$$

- R5 is given by

$$R5 = \frac{4}{2 \times \pi \times B_{CL} \times C5} \Omega$$

6. VCO Phase Compensation

The following values of C6 and R7 should be fitted.

$$C6 = 470\text{pF} \quad R7 = 68\Omega$$

7. Offset Adjust

Input bias current at the integrator input can cause an additional positional offset at the output of the converter of 4 arc mins typical, 10 arc mins maximum. If this can be tolerated then the 4.7M Ω resistor and the 1M Ω potentiometer can be omitted from the circuit.

To adjust for zero offset, ensure the resolver is disconnected and all the other external components are fitted. Connect COS to the REFERENCE INPUT and SIN to the ANALOG GROUND and with the power and reference applied, adjust the potentiometer to give all "0s" on the digital output bits.

The potentiometer may be replaced by select on test resistors if preferred.

DATA TRANSFER

BUSY Output:

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the analog equivalent of an LSB and the internal counter is incremented or decremented.

INHIBIT Input:

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

NOTE: With the INHIBIT input pin in the "Hi" TTL state, data will be transferred automatically to the output latches.

ENABLE Input:

The ENABLE input determines the state of the output data. A logic "HI" maintains the output data pins in the high impedance condition, and application of a logic "LO" presents the data in the latches to the output pins. The operation of the ENABLE has no effect on the conversion process.

BYTE SELECT Input:

The BYTE SELECT input selects the byte of position data to be presented at the data output pins. A logic "HI" on the BYTE SELECT input will present the 8 most significant data bits on pins 8 to 15 when the ENABLE input is taken to a logic "LO". A logic "LO" will present the 4 least significant data bits on pins 8 to 11 and place a logic "LO" on pins 12 to 15 (with the ENABLE input taken to a logic "LO").

The operation of the BYTE SELECT has no effect on the conversion process of the converter.

To transfer data the INHIBIT input should be used. The data will be valid 600ns after the application of a logic "LO" to the INHIBIT. This is regardless of the time when the INHIBIT is applied and allows time for an active BUSY to clear. By using the BYTE SELECT input the two bytes of data can be transferred after which the INHIBIT should be returned to a logic "HI" state to enable the output latches to be updated.

RIPPLE CLOCK (RC) and DIRECTION (DIR) Outputs: As the output of the converter passes through the major carry, i.e., all "1s" to all "0s" or the converse, a positive going edge on the RIPPLE CLOCK (RC) output is initiated indicating that a revolution or a pitch of the input has been completed. The pulse has a minimum width of 300ns and is reset by the start of the next data update cycle.

The DIRECTION (DIR) logic output indicates the direction of the input rotation, and this data is valid in advance of the RIPPLE CLOCK pulse and stays valid until the direction changes. This is the start of the next data update cycle – if the direction of rotation of the inputs has changed – and will be at least 300ns after the rising edge of the RIPPLE CLOCK (see Figure 2).

The DIR and RC outputs are unaffected by the state of the INHIBIT input.




Figure 2. Timing Diagram

CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE

The 2S81 allows the user great flexibility in choosing the dynamic characteristics of the resolver-to-digital conversion to ensure the optimum system performance. The characteristics are set by the external components shown in Figure 1, and the section "COMPONENT SELECTION" explains how to select desired maximum tracking rate and bandwidth values. The following paragraphs explain in greater detail the circuit of the 2S81 and the variations in the dynamic performance available to the user.

Loop Compensation

The 2S81 (connected as shown in Figure 1) behaves as a type 2 tracking servo loop where the VCO/counter combination and the Integrator perform the 2 integration functions inherent in a type 2 loop.

Additional compensation in the form of a pole/zero pair is required to stabilize any type 2 loop to avoid the loop gain characteristic crossing the 0dB axis with 180 degrees of additional phase lag, as shown in Figure 4. This compensation is implemented by the integrator components (R4, C4, R5, C5).

The overall response of such a system is that of a unity gain second order low pass filter, with the angle of the resolver as the input and the digital position data as the output.

A block diagram of the 2S81 is given in Figure 3.

Ratio Multiplier

The Ratio Multiplier is the input section of the 2S81 and compares the signal from the resolver inputs, θ , to the output digital angle, ϕ , held in the counter. Any difference between these two angles results in an analog voltage at the AC ERROR OUTPUT. This circuit function has historically been called a "Control Transformer" as it was originally performed by a mechanical device known by that name.

The AC ERROR signal is given by
AC ERROR OUTPUT = $A1 \sin(\theta - \phi) \sin\omega t$.

where $\omega = 2\pi f_{REF}$
 f_{REF} = reference frequency

A1, the gain of the ratio multiplier stage, is 14.5 times

So for 2V rms input signals

AC ERROR output in volts/(bit of error)

$$= 2 \times \sin\left(\frac{360}{4096}\right) \times A1$$

$$= 44.5\text{mV/rms/bit}$$

HF Filter

The AC ERROR OUTPUT may be fed to the PSD via a simple ac coupling network (R2, C1) to remove any DC offset at this point. Note, however, that the PSD of the 2S81 is a wideband demodulator and is capable of aliasing HF noise down to within the loop bandwidth. This is most likely to happen where the resolver is situated in particularly noisy environments, and the user is advised to fit a simple HF filter (R1, C2) prior to the phase sensitive demodulator.

The attenuation and frequency response of a filter will affect the loop gain and must be taken into account in deriving the loop transfer function. The suggested filter (R1, C1, R2, C2) is shown in Figure 1 and gives an attenuation at the reference frequency (f_{REF}) of 3 times at the input to the phase sensitive demodulator.

Values of the components used in the filter must be chosen to ensure that the phase shift at f_{REF} is within the allowable signal to reference phase shift of the converter.

Phase Sensitive Demodulator

The Phase Sensitive Demodulator is effectively ideal and develops a mean dc output at the DEMODULATOR OUTPUT pin of

$$\frac{\pm 2\sqrt{2}}{\pi} \times (\text{DEMODULATOR INPUT rms voltage})$$

for sinusoidal signals in phase or antiphase with the reference (for a square wave the DEMODULATOR OUTPUT voltage will equal the DEMODULATOR INPUT). This provides a signal at the DEMODULATOR OUTPUT which is a dc level proportional to the positional error of the converter.

$$\text{DC Error} = 40\text{mV/bit}$$

When the tracking loop is closed, this error is nulled to zero unless the converter input angle is accelerating.

Integrator

The integrator components (R4, C4, R5, C5) are external to the 2S81 to allow the user to determine the optimum dynamic characteristics for any given application. The section "COMPONENT SELECTION" explains how to select components for a chosen bandwidth.

Since the output from the integrator is fed to the VCO INPUT, it is proportional to velocity (rate of change of output angle) and can be scaled by selection of R6, the VCO input resistor. This is explained in the section "VOLTAGE CONTROLLED OSCILLATOR (VCO)" below.

To prevent the converter from 'flickering' (i.e., continually toggling by ± 1 bit when the quantized digital angle, ϕ , is not an exact representation of the input angle, θ) feedback is internally applied from the VCO to the integrator input to ensure that the VCO will only update the counter when the error is greater than or equal to 1 bit. In order to ensure that this feedback "hysteresis" is set to 1LSB the input current to the integrator must be scaled to be 100nA/bit. So

$$R4 = \frac{40\text{mV/bit}}{100\text{nA/bit}} = 400\text{k}\Omega \quad (390\text{k}\Omega \text{ is the nearest preferred value}).$$

Any offset at the input of the integrator will affect the accuracy of the conversion as it will be treated as an error signal and offset the digital output. One LSB (5.3 arc mins) of extra error will be added for each 100nA of input bias current. The method of adjusting out this offset is given in the section "COMPONENT SELECTION".

Voltage Controlled Oscillator (VCO)

The VCO is essentially a simple integrator feeding a pair of dc level comparators. Whenever the integrator output reaches one of the comparator threshold voltages, a fixed charge is injected into the integrator input to balance the input current. At the same time the counter is clocked either up or down, dependent on the polarity of the input current. In this way the counter is clocked at a rate proportional to the magnitude of the input current of the VCO.

During the reset period the input continues to be integrated although the reset period is constant at 400ns.

The VCO rate is fixed for a given input current by the VCO scaling factor,

$$= 7.4\text{kHz}/\mu\text{A}$$

This is equivalent to a tracking rate of $7400/4096 = 1.807$ rps per μA of VCO input current.

The input resistor R6 determines the scaling between the converter velocity signal voltage at the INTEGRATOR OUTPUT pin and the VCO input current. Thus to achieve a 5 volt output at 100 rps (6000 rpm) the VCO input current must be:

$$(100 \times 4096)/(7400) = 55.4\mu\text{A}$$

Thus R6 would be set to: $5/(55.4 \times 10^{-6}) = 90\text{k}\Omega$

The velocity offset voltage depends on the VCO input resistor, R6, and the VCO bias current and is given by

$$\text{Velocity Offset Voltage} = R6 \times (\text{VCO bias current})$$

The temperature coefficient of this offset is given by

$$\text{Velocity Offset Tempco} = R6 \times (\text{VCO bias current tempco})$$

where the VCO bias current tempco is typically $-0.55\text{nA}/^\circ\text{C}$.

The maximum recommended rate for the VCO is 1.1MHz which sets the maximum possible tracking rate at

$$1.1 \times \frac{10^6}{4096} \text{ revs/second}$$

Since the maximum voltage swing available at the integrator output is ± 8 volts, this implies that the minimum value for R6 is 54k Ω . As

$$\text{Max Current} = \frac{1.1 \times 10^6}{7.4 \times 10^3} = 149\mu\text{A}$$

$$\text{Min Value } R6 = \frac{8}{149 \times 10^{-6}} = 54\text{k}\Omega$$




Figure 3. 2S81 Functional Diagram

Transfer Function

By selecting components using the method outlined in the section "Component Selection" the converter will have a critically damped time response and maximum phase margin. The Closed-Loop Transfer Function is given by:

$$\frac{\theta_{\text{OUT}}}{\theta_{\text{IN}}} = \frac{14(1 + s_N)}{(s_N + 2.4)(s_N^2 + 3.4s_N + 5.8)}$$

where, s_N , the normalized frequency variable is

$$s_N = \frac{2}{\pi} \frac{s}{f_{\text{BW}}}$$

and f_{BW} is the closed-loop 3dB bandwidth (selected by the choice of external components).

The acceleration constant, K_A is given approximately by

$$K_A = 6 \times (f_{\text{BW}})^2 \text{ sec}^{-2}$$

The normalized gain and phase diagrams are given in Figures 4 and 5.

The small signal step response is shown in Figure 6. The time from the step to the first peak is t_1 and the t_2 is the time from the step until the converter has settled to 1LSB. The times t_1 and t_2 are given approximately by

$$t_1 = \frac{1}{f_{\text{BW}}}$$

$$t_2 = \frac{5}{f_{\text{BW}}}$$

The large signal step response (for steps greater than 10 degrees) applies when the error voltage will exceed the linear range of the converter. Typically the converter will take 3 times longer to reach the first peak for a 179° step.

In response to a velocity step the velocity output will exhibit the same time response characteristics as outlined above for the position output.




Figure 4. 2S81 Gain Plot




Figure 5. 2S81 Phase Plot




Figure 6. 2S81 Small Step Response

APPLICATIONS

Causes of Additional Error

Integrator Offset

Additional inaccuracies in the conversion of the resolver signals will result from an offset at the input to the integrator as it will be treated as an error signal. This error will be a maximum of 10 arc minutes over the operating temperature range, and if it can be tolerated in the performance of the converter, then the 4.7M Ω resistor and the 1M Ω potentiometer shown in Figure 1 can be omitted. (An offset of 40mV at the input to the integrator will cause an additional error of 1LSB in the accuracy of the converter.)

A description of how to adjust for zero offset is given in the section "COMPONENT SELECTION" and the circuit required is shown in Figure 1.

Differential Phase Shift

Phase shift between the sine and the cosine signals from the resolver is known as differential phase shift and will cause static error. Some differential phase shift will be present on all resolvers as a result of coupling. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different loads could cause differential phase shift.

The additional error caused by differential phase shift on the input signals approximates to

$$\text{Error} = 0.53 \text{ a.b arc minutes}$$

where a = differential phase shift in degrees
and b = signal to reference phase shift in degrees.

This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see section "CONNECTING THE RESOLVER"). By taking these precautions, the extra error can be made insignificant.

Resolver Phase Shift

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically effect the converter's static accuracy.

However, when rotating, most resolvers, particularly those of the brushless type, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

$$\frac{\text{Shaft Speed (RPS)} \times \text{Phase Shift (DEGS)}}{\text{Reference Frequency}}$$

For example, for a phase shift of 20°, a shaft rotation of 22rps

and a reference frequency of 5kHz, the converter will exhibit an additional error of:

$$\frac{22 \times 20}{5000} = 0.088^\circ$$

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE RESOLVER").

NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

Using the Velocity Signal

The signal at the INTEGRATOR OUTPUT pin relative to the ANALOG GROUND pin is an analog voltage proportional to the rate of change of the input angle. This signal can be used to stabilize servo loops or in place of a velocity transducer. Although the conversion loop of the 2S81 includes a digital section there is an additional totally analog feedback loop around the velocity signal. This ensures that there is no digital effects on the output signal and that the loop is closed even when the input signals are such that the digital output does not change.

A better quality velocity signal will be achieved if the following points are considered.

1. Protection.

The velocity signal should be buffered before use.

2. Reversion Error.

If necessary, the reversion error can be reduced by a simple trimming circuit. Reversion error, or side-to-side nonlinearity, is a result of differences in the up and down rates of the VCO. Because the sensitivity of the VCO rate to $-V_S$ depends on the direction of rotation, the reversion error can be reduced by varying the magnitude of $-V_S$. By trimming a reversion error of less than 1% is achievable.

3. Ripple and Noise.

Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:

The resolver is connected to the converter using screened separate twisted pair cables for the sine, cosine and reference signals.

Care is taken to reduce the external noise wherever possible.

An HF filter is fitted before the Phase Sensitive Demodulator (as described in the section HF FILTER).

A resolver is chosen that has a low residual voltage, i.e., a small signal in quadrature with the reference.

Components are selected to operate the 2S81 with the lowest acceptable bandwidth.

Feedthrough of the reference frequency should be removed by a filter on the velocity signal.

The signal voltages are 2V rms to prevent a ripple at the LSB switching rate. This is because the 1LSB of analog feedback that prevents the output from flickering will be incorrectly scaled (see section "INTEGRATOR").

If the above precautions are taken, a very good noise and ripple performance is obtainable making the 2S81 velocity signal usable in very noisy environments, for instance in motor drive applications with PWM switching noise.

The positional error curve of the converter and the resolver will result in an apparent acceleration when the resolver is rotating at a constant velocity. The main result of this will be a ripple on the velocity signal twice per revolution.

Connecting the Resolver

The recommended connection circuit is shown in Figure 7.




Figure 7. Connecting the 2S81 to a Resolver

In cases where the reference phase relative to the input signals from the resolver requires adjustment this can be easily achieved by varying the value of the resistor R2 of the HF filter (see Figure 1).

Assuming that $R1 = R2 = R$ and $C1 = C2 = C$

$$\text{and Reference Frequency} = \frac{1}{2\pi R C}$$

By altering the value of R2 the phase of the reference relative to the input signals will change in an approximately linear manner for phase shifts of up to 10 degrees.

Increasing R2 by 10% introduces a phase lag of 2 degrees.
Decreasing R2 by 10% introduces a phase lead of 2 degrees.

For signal and reference voltages greater than 2V rms a simple voltage divider circuit of resistors can be used to generate the correct signal level at the converter. Care should be taken to ensure that the ratios of the resistors between the sine signal line and ground and the cosine signal line and ground are the same. Any difference will result in an additional position error.

Typical Circuit Configuration

Figure 8 shows a typical circuit configuration for the 2S81. Values of the external components have been chosen for a reference frequency of 5kHz and to give a maximum tracking rate of 260 rps and a bandwidth of 520Hz. The resistors are 0.25W (except for the 4.7MΩ which is 0.5W) 5 percent tolerance preferred values. The capacitors are 100V ceramic 5 percent tolerance components.

An offset adjustment potentiometer is included at the integrator input to remove the offset error. Obviously this can be left out of the circuit if the extra inaccuracy can be tolerated.




Figure 9. Large Step Response Curves for Typical Circuit Shown in Figure 8




Figure 8. Typical Circuit for the 2S81

FEATURES

Monolithic (BiMOS II) Tracking R/D Converter
44-Pin J Leaded Chip Carrier (LCC)
10-, 12-, 14- and 16-Bit Resolution Set by User
Ratiometric Conversion
Low-Power Consumption – 300mW typ
Dynamic Performance Set by User
High max Tracking Rate 1040 rps (10 Bits)
Velocity Output
VCO Output (Inter LSB Output)
Data Complement Facility
Military Temperature Range Version

APPLICATIONS

Brushless Motor Control
Process Control
Numerical Control of Machine Tools
Robotics
Axis Control
Military Servo Control

GENERAL DESCRIPTION

The 2S82 is a monolithic 10-, 12-, 14- or 16-bit tracking resolver-to-digital converter contained in a 44-pin, LCC package. Two extra functions are provided in the new surface mount package – COMPLEMENT and VCO output. All other functions are identical to the 2S80.

The converter allows users to select their own resolution and dynamic performance with external components. This allows the users great flexibility in defining the converter that best suits their system requirements. The converter allows users to select the resolution to be 10, 12, 14 or 16 bits and to track resolver signals rotating at up to 1040 revs per second (62,400 rpm) when set to 10-bit resolution.


The 2S82 converts resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high-noise immunity and tolerance of lead length when the converter is remote from the resolver.

The 10-, 12-, 14- or 16-bit output word is tristate available in two bytes on the 16 output data lines. BYTE SELECT, ENABLE and INHIBIT pins ensure easy data transfer to 8- and 16-bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.

An analog signal proportional to velocity is also available.

Reference frequency operating range for the 2S82 is 50Hz to 20,000Hz.

2S82 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

Monolithic. A one-chip surface mount package solution reduces the package size required and increases reliability.

Resolution Set by User. Two control pins are used to select the resolution of the 2S82 to be 10, 12, 14 or 16 bits allowing the user to use the 2S82 with optimum resolution for each application.

Ratiometric Tracking Conversion. Conversion technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and a tolerance to harmonic distortion on the reference and input signals.

Dynamic Performance Set by the User. By selecting external resistor and capacitor values, the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low-cost, preferred value resistors and capacitors, and the component values are easy to select using the simple instructions given.

Velocity Output. An analog signal proportional to velocity is available and is linear to typically one percent. This can be used in place of a velocity transducer in many applications to provide loop stabilization and velocity feedback data.

Low-Power Consumption. Typically only 300mW.

ORDERING INFORMATION

Model	Accuracy (Arc mins)	Operating Temperature Range	Package Options
2S82HP	22 + 1LSB	0 to +70°C	Plastic LCC
2S82JP	8 + 1LSB	0 to +70°C	Plastic LCC
2S82KP	4 + 1LSB	0 to +70°C	Plastic LCC
2S82LP	2 + 1LSB	0 to +70°C	Plastic LCC
2S82SZ	8 + 1LSB	-55°C to +125°C	Ceramic LCC
2S82TZ	4 + 1LSB	-55°C to +125°C	Ceramic LCC

SPECIFICATIONS (typical at +25°C unless otherwise stated)

Model	Accuracy (Arc mins)	Operating Temperature Range	All Specifications
2S82HP	22 + 1LSB	0 to +70°C	Same as 2S80JD ^{1,2}
2S82JP	8 + 1LSB	0 to +70°C	Same as 2S80JD ¹
2S82KP	4 + 1LSB	0 to +70°C	Same as 2S80KD ¹
2S82LP	2 + 1LSB	0 to +70°C	Same as 2S80LD ¹
2S82SZ	8 + 1LSB	-55°C to +125°C	Same as 2S80SD ¹
2S82TZ	4 + 1LSB	-55°C to +125°C	Same as 2S80TD ¹

NOTES

¹All specifications are the same as corresponding 2S80 options except that the 2S82 has two extra functions brought out, the VCO OUTPUT and the COMPLEMENT PIN.

²2S82HP has different accuracy specification than the 2S80JD.

All specifications subject to change without notice.

VCO OUTPUT

VCO OUTPUT: In order to overcome the "free play" inherent in a servo system using digitized position feedback, an analog output voltage is available representing the resolver shaft position within the least significant bit of the digital angle output.

The output is, therefore, proportional to the inter LSB resolved position with a maximum output representing 1LSB.




Figure 1.

Figure 1 illustrates how the VCO OUTPUT compensates for instances where, due to hysteresis, there is no change in the digital count output for 1LSB change in input angle. The sum of the digital count output and INTER LSB output equals the actual input angle.

COMPLEMENT

COMPLEMENT: When multiplexing the 2S82 to several resolver inputs, the settling time can be reduced by using the DATA LOAD pin as described in the 2S80 data sheet. The settling time can be further reduced by using the COMPLEMENT pin in conjunction with the DATA LOAD pin.

The COMPLEMENT pin is internally pulled up to +12V in the INACTIVE STATE. It is pulled down to DIGITAL GROUND (~100µA) to ACTIVATE.


When used in conjunction with the DATA LOAD pin, strobing DATA LOAD and COMPLEMENT pins "LOW" will set the logic "HIGH" bits of the 2S82 counter to a "LOW" state. Those bits of the applied data which are logic "LOW" will not change the corresponding bits in the 2S82 counter.

For example:

Initial Counter State	--- 1 0 1 0 1 ---
Applied Data Word	--- 1 1 0 0 0 ---
Counter State after Data Load	--- 1 1 0 0 0 ---
Initial Counter State	--- 1 0 1 0 1 ---
Applied Data Word	--- 1 1 0 0 0 ---
Counter State after Data Load and Complement	--- 0 0 1 0 1 ---

In order to read the output the following procedure should be followed:

1. Place outputs in high impedance state (ENABLE - "HIGH").
2. Present data to pins.
3. Pull DATA LOAD and COMPLEMENT pins to ground.
4. Wait 100ns.
5. Remove data from pins.
6. Remove outputs from high impedance state (ENABLE - "LOW").
7. Read Outputs.



2S82 Pin Configuration

5S70/5S72


FEATURES

- Ultralow Profile – 0.4" (10mm)
- 1kV Isolation Primary to Secondary
- High Accuracy (± 1.5 Arc Min Max)

APPLICATIONS

- Provides Signal and Reference Isolation for 1S Series Resolver-to-Digital Converters (e.g., 1S10/20/40/60/61, 1S14/24/44/64 and 1S74)
- Enables 1S Series Converters to be Used with Synchro Inputs
- Allows 1S Series Converters to be Used with Higher Signal and Reference Voltages
- External Mounting of the Transformer Eliminates High Voltages from Printed Circuit Boards

5S70/5S72 CONNECTION DIAGRAM



NOTES
 FOR SYNCHRO OPTIONS, CONNECT PIN 9 TO PIN 6.
 FOR RESOLVER OPTIONS, CONNECT PIN 9 TO S4 TERMINAL OF RESOLVER.
 • DENOTES START OF WINDING

5

GENERAL DESCRIPTION

The 5S70 series of miniature transformers provide Resolver-to-Resolver and/or Synchro-to-Resolver format transformations and input isolation for the 1S series of Resolver-to-Digital converters (e.g., 1S10/20/40/60/61, 1S14/24/44/64 and 1S74).

The 5S70 series accept all the standard synchro and resolver signal voltages and give the 2V rms required by the 1S series of converters.

The additional error introduced by the 5S70 is ± 1.5 Arc Minute maximum.

The 5S72 transformers enable the reference input of the 1S series converters to be isolated and to accept voltages higher than the standard 2V rms.

All transformers operate over the 360Hz to 3kHz frequency range and have an operating temperature range of -55°C to $+125^{\circ}\text{C}$.

The units are fitted with ruggedly secured threaded inserts to assist with PCB mounting.


The dc isolation is 1kV from primary to secondary and 5kV between any winding and the threaded insert.

The 5S70 transformers measure only $2.25" \times 1.12" \times 0.4"$ ($57.0 \times 28.5 \times 10.2$) and the 5S72 transformers $1.12" \times 1.12" \times 0.4"$ ($28.5 \times 28.5 \times 10.2$).

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).

5S70 Transformers



* 'TC' READS 'S4' AND 'CT' READS 'NC' ON 414, 418 OPTIONS.

5S72 Transformers



SPECIFICATIONS (typical @ +25°C, unless otherwise specified)

Model Parameters	5S70 /411	5S70 /412	5S70 /414	5S70 /418	5S72 /11V8	5S72 /26V	5S72 /115V	Units
INPUTS								
Transformation Format ¹	S to R	S to R	R to R	R to R	Ref.	Ref.	Ref.	
Transformation Ratio	0.169	0.022	0.077	1.000	0.169 0.288	0.077 0.131	0.017 0.030	
Input Voltage ²	11.8	90	26	11.8	11.8	26	115	V rms
Magnetization Energy @ 400Hz	3.0	17.0	17.0	3.0	3.0	3.0	17.0	mW
OUTPUTS								
Output Voltage	2.0	*	*	*	2.0 3.4	**	**	V rms V rms
Output Phase Shift	0.1	*	*	*	*	*	*	Degrees
Output Resistance	7.4	8.6	2.2	5.9	5.1 ³ 9.4 ⁴	6.4 ³ 11.3 ⁴	5.5 ³ 9.5 ⁴	Ω Ω
REFERENCE FREQUENCY	360 to 3,000	*	*	*	*	*	*	Hz
ANGULAR ACCURACY (With 1S Converters as Load)								
Typical	± 0.33	*	*	*	N/A	N/A	N/A	arc-mins
Max ⁵	± 1.5	*	*	*	N/A	N/A	N/A	arc-mins
DC ISOLATION								
Input to Output	1	*	*	*	*	*	*	kV
Primary or Secondary to Threaded Insert	5	*	*	*	*	*	*	kV
TEMPERATURE RANGE								
Operating	-55 to +125	*	*	*	*	*	*	°C
Storage	-60 to +150	*	*	*	*	*	*	°C
DIMENSIONS								
	2.25 × 1.12 × 0.4	*	*	*	1.12 × 1.12 × 0.4	**	**	inches
	57.0 × 28.5 × 10.2	*	*	*	28.5 × 28.5 × 10.2	**	**	mm
WEIGHT								
	1.8	*	*	*	0.9	**	**	oz
	50	*	*	*	25	**	**	g

NOTES

¹S indicates Synchro.

R indicates Resolver.

N/A indicates Not Applicable.

²+ 10% voltage overdrive allowed.

³2V0 output.

⁴3V4 output.

⁵Over the operating temperature range.

*Specification same as 5S70/411.

**Specification same as 5S72/11V8.

Specifications subject to change without notice.

APPLICATIONS/USER BENEFITS

Apart from providing signal and reference isolation and allowing synchro inputs to be used with the 1S series of converters, high voltages can also be eliminated from the PCB by mounting the transformers externally.

In addition, by using a number of transformers on a PCB with a single converter, it is possible to cater for a number of different synchro and resolver configurations.

MODELS AVAILABLE

The 5S70 and 5S72 transformers are available with a variety of input voltage and format configurations. The transformers operate over the -55°C to +125°C temperature range and accept reference frequencies in the range 360Hz to 3kHz.

ORDERING INFORMATION

The transformers should be ordered by reference to the part numbers shown in the Specifications above.

Sample/Track-Hold Amplifiers

Contents

	Page
Selection Guide	6-2
Orientation	6-3
AD346 – High Speed Sample-and-Hold Amplifier	6-5
AD389 – High Resolution Track-and-Hold Amplifier	6-11
AD582 – Low Cost Sample-and-Hold Amplifier	6-17
AD583 – Sample-and-Hold Amplifier	6-21
AD585 – High Speed Precision Sample-and-Hold Amplifier	6-23
AD681/683 – Very High Speed Precision Sample-and-Hold Amplifier	6-29
HTC-0300A – Ultrahigh Speed Hybrid Track-and-Hold Amplifier	6-33
HTS-0010 – Ultrahigh Speed Hybrid Track-and-Hold Amplifier	6-37
HTS-0025 – Ultrahigh Speed Hybrid Track-and-Hold Amplifier	6-43

Selection Guide

Sample/Track and Hold Amplifiers

Model	Accuracy %	Acq. Time μs	Page	Notes
AD389	0.003%	2.5	6 - 11	
HTC-0300A	0.01%	0.1	6 - 33	
AD683	0.01%	0.5	6 - 29	
AD681	0.01%	0.9	6 - 29	
AD346	0.01%	2.0	6 - 5	
AD585	0.01%	3.0	6 - 23	
AD583	0.01%	5.0	6 - 21	External hold capacitor
HTS-0010	0.1%	0.014	6 - 37	
HTS-0025	0.1%	0.025	6 - 43	
AD582	0.1%	6.0	6 - 17	External hold capacitor

Orientation

Sample/Track-Hold Amplifiers

The technical data in this volume embrace high-performance (high-resolution and high-speed) sample/track-holds in the form of monolithic and hybrid ICs. Besides the products in this section (stand-alone devices for performing the sample/track-hold function) similar functions can be found integrated into a variety of component and subsystem products. Component examples: a number of video A/D converters have on-board track-holds (MOD-1205); the monolithic AD7579/7580 A/D converters have integral sample-hold functions; and high-resolution D/A converters have deglitcher options (Deglitcher IV for the DAC1138). Besides these, sample-hold functions are inherent in data-acquisition subsystems and microcomputer analog I/O boards.


The principal application for sample/track-hold amplifiers is to maintain an analog-to-digital converter's input constant during conversion at a value representing the analog input as of a certain precisely known time. The characteristics of the SHA are crucial to system accuracy and the reliability of the digital data, especially in ≥ 12 -bit and/or high-throughput-rate applications.

A sample/track-hold amplifier (s/h or SHA), as its name indicates, has two modes of operation, programmed by a digital control input. In the *track* or *sample* mode, the output follows the input, usually with a gain of +1. When the mode input switches to *hold*, the output of the SHA ideally retains the last value it had when the command to hold was given, and it retains that value until the logic input dictates *track* (*sample*), at which time the output ideally jumps to the input value and follows the input until the next *hold* command is given.

Analog Devices' *track-holds* and *sample-holds* are functionally identical; they are designed to acquire input signals for either immediate hold or for a possibly extended period of tracking. They should not be confused with ac devices termed "sample-hold" that can *only* obtain quick samples and cannot track the input continuously.

SHA CIRCUITRY AND HARDWARE

A sample-hold amplifier usually consists of a storage capacitor, input- and output-buffer amplifiers and a switch and its drive circuitry. During *sample*, the circuit is connected to promote rapid charging of the capacitor. During *hold*, the capacitor is disconnected from its charging source and ideally retains its charge. The following figure shows a typical feedback configuration: the input buffer is a high-gain differential amplifier with a current output that charges the capacitor through the logic-controlled switch. The capacitor is unloaded by a unity-gain buffer-fol-




lower. The output is fed back to the negative input (as in an op amp follower configuration), and thus, in *sample* the charge on the capacitor is compelled to follow the input. In *hold*, the input amplifier no longer drives the capacitor; it retains its charge, unloaded by the output follower. In another popular configuration, the capacitor is used as the feedback element of an inside-the-loop integrator (AD346). The highest-speed devices usually run open-loop.

Since drive current is finite and leakage current in *hold* is not zero, the capacitance, if large, limits the slewing rate in *sample* and, if small, converts leakage current to "droop" in *hold*. In *s/h modules*, the capacitance is usually fixed, and the properties of the complete device are optimized for one condition, and so specified. In *s/h monolithic ICs*, the capacitor may be omitted and furnished by the user (both for flexibility and because good capacitors for this purpose are hard to integrate); the AD346 and AD585 have internal hold capacitors. The optimum capacitance can be selected for the specific application.

PERFORMANCE

In the *sample* mode, it is useful to consider that a SHA's performance can be characterized by specifications similar to those of a closed-loop operational amplifier (offset, drift, nonlinearity, gain error, bias current, etc.), but with somewhat slower response (gain-bandwidth, slewing rate, settling time) because of the need to charge the storage capacitor.

However, during the *sample-to-hold*, *hold* and *hold-to-sample* states, the dynamic nature of the mode-switching introduces a number of specifications that are peculiar to SHAs. The most important of these are defined below and illustrated in the adjoining figure. They include the *aperture time* and its *uncertainty*, the *sample-to-hold step*, *feedthrough* and *droop* (in hold) and *acquisition time*.



DEFINITIONS

Acquisition Time is the time required by the output of the device to reach its final value, within a specified error band, after the *sample* command has been given. Included are switch-delay time, the slewing interval and settling time for a specified output-voltage change.

Aperture (Delay) Time is the time required after the *hold* command for the switch to open fully. The sample is, in effect, delayed by this interval, and the *hold* command would have to be advanced by this amount for precise timing.

Aperture Uncertainty – or Aperture (Delay) Jitter – is the range of variation in the *aperture time*. If the *aperture time* is “tuned out” by advancing the *hold* command a suitable amount, this spec

establishes the ultimate timing error, hence, the maximum sampling frequency to a given resolution. For example, the HTC-0300A specs are 8ns aperture time and 100ps aperture jitter.

Charge Transfer (or *offset step*), the principal component of *sample-to-hold* offset (or *pedestal*), is the charge transferred to the storage capacitor via stray capacitance when switching to the *hold* mode. It can sometimes be reduced by lightly coupling an appropriate polarity version of the *hold* signal to the capacitor for cancellation. The associated voltage error ($\Delta Q/C$) can be reduced by using greater capacitance for storage, but this increases response time.

Droop is the change of the output voltage during *hold* as a result of leakage or bias currents flowing through the storage capacitor. Its polarity depends on the sources of leakage current within a given device. In ICs, it is specified as a (*droop* or *drift*) current, in modules, a dV/dt . [Note: $I = C(dV/dt)$.]


Feedthrough is the fraction of the input signal variation or ac input waveform that appears at the output in *hold*. It is caused by stray capacitive coupling from the input to the storage capacitor, principally across the open switch.

Sample-to-Hold Offset, a shift in level between the last value in *sample* and the value settled-to in *hold*, is the residual step error after the *charge transfer* is accounted for and/or cancelled. Since it is unpredictable in magnitude and may be a function of the signal, it is also known as *offset nonlinearity*.

FEATURES

- Fast 2.0 μ s Acquisition Time to $\pm 0.01\%$
- Low Droop Rate: 0.5mV/ms
- Low Offset
- Low Glitch: <40mV
- Aperture Jitter: 400ps
- Extended Temperature Range: -55°C to $+125^{\circ}\text{C}$
- Internal Hold Capacitor

AD346 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD346 is a high speed ($2\mu\text{s}$ to 0.01%), adjustment free sample-and-hold amplifier designed for high throughput rate data acquisition applications. The fast acquisition time ($2\mu\text{s}$ to 0.01%) and low aperture jitter (400ps) make it suitable for use with fast A/D converters to digitize signals up to 97kHz.

The AD346 is complete with an internal hold capacitor and it incorporates a compensation network which minimizes the sample to hold charge offset. The AD346 is also laser trimmed to eliminate the need for external trimming potentiometers.

Typical applications for the AD346 include sampled data systems, D/A deglitchers, peak hold functions, strobed measurement systems and simultaneous sampling converter systems.

The device is available in two versions: the "J" specified for operation over the 0 to $+70^{\circ}\text{C}$ commercial temperature range and the "S" specified over the extended temperature range, -55°C to $+125^{\circ}\text{C}$.

ORDERING GUIDE


Model	Temperature Range	Package Option*
AD346JD	0 to $+70^{\circ}\text{C}$	DH-14A
AD346SD	-55°C to $+125^{\circ}\text{C}$	DH-14A
AD346SD/883B	-55°C to $+125^{\circ}\text{C}$	DH-14A

*See Section 13 for package outline information.

PRODUCT HIGHLIGHTS

1. The AD346 is an improved second source for other sample and holds of the same pin configuration.
2. The AD346 provides separate analog and digital grounds, thus improving the device's immunity to ground and switching transients.
3. The droop rate is only 0.5mV/ms so that it may be used in slower high accuracy systems without the loss of accuracy.
4. The fast acquisition time and low aperture make it suitable for very high speed data acquisition systems.

PIN CONFIGURATION



SPECIFICATIONS (typical @ +25°C, $V_S = \pm 15V$ unless otherwise noted)

Model	AD346JD	AD346SD	Units
ANALOG INPUT			
Voltage Range	± 10.0	*	Volts
Input Impedance	3.0	*	k Ω
DIGITAL INPUT			
"0" Input Threshold Voltage (Hold)	+0.8 max	*	Volts
"1" Input Threshold Voltage (Sample)	2.0 min	*	Volts
"0" Input Current	50.0	*	μA
"1" Input Current	1.0	*	μA
TRANSFER CHARACTERISTICS			
Gain	-1.0	*	V/V
Gain Error	± 0.02 max (± 0.01 typ)	*	% FSR
Gain Error, $T_{min} - T_{max}$	± 0.05 max (± 0.03 typ)	*	% FSR
Offset Voltage	± 3 max (± 1 typ)	*	mV
Offset Voltage, $T_{min} - T_{max}$	± 20 max (± 6 typ)	*	mV
Pedestal	± 4 max (± 2 typ)	*	mV
Pedestal, $T_{min} - T_{max}$	± 20 max (± 8 typ)	± 20 max (± 10 typ)	mV
Droop Rate	0.5 max (0.1 typ)	*	mV/ms
Droop Rate, $T_{min} - T_{max}$	60 max (20 typ)	700 max (200 typ)	mV/ms
DYNAMIC CHARACTERISTICS			
Full Power Bandwidth			
$V_{OUT} = +10V, -3dB$	1.4	*	MHz
Output Slew Rate	50	*	V/ μs
Acquisition Time			
$T_o \pm 0.01\% 10V$ Step	2.0 max (1.0 typ)	*	μs
$T_o \pm 0.01\% 20V$ Step	2.5 max (1.6 typ)	*	μs
Aperture Delay	60 max (30 typ)	*	ns
Aperture Jitter	0.4	*	ns
Settling Time			
Sample Mode (10V Step)	2.0 max (1.0 typ)	*	μs
Sample to Hold	500	*	ns
Feedthrough (Hold Mode)			
at 1kHz	0.02 max (0.005 typ)	*	% FSR
Transient Peak Amplitude			
Sample/Hold/Sample	40	*	mV
ANALOG OUTPUT			
Output Voltage Swing ¹	± 10.0 min	*	Volts
Output Current	3.0	*	mA
POWER REQUIREMENTS			
Operating Voltage Range			
Supply Current	± 12 to ± 18	*	Volts
+V	18 max (9 typ)	*	mA
-V	-10 max (-3 typ)	*	mA
Power Supply Rejection Ratio	100	*	$\mu V/V$
Power Consumption	500 max (200 typ)	*	mW

NOTES

¹Maximum output swing is 4V less than + V_S .

*Specifications same as AD346JD.

Specifications subject to change without notice.




Figure 1. Functional Block Diagram




Figure 2. Acquisition Time vs. Output Voltage




Figure 4. S/H Offset Drift (Typical)




Figure 3. Acquisition Time vs. Temperature




Figure 5. Droop vs. Temperature (± 5 Volts)

TERMINOLOGY

Aperture Time is the time required after the "hold" command until the switch is fully open and produces a delay in the effective sampling timing.

Aperture Jitter is the uncertainty in Aperture Time. If the Aperture Time is "tuned out" by advancing the sample-to-hold command with respect to the input signal, the Aperture Jitter now determines the maximum sampling frequency.

Acquisition Time is the time required by the device to reach its final value within a given error band after the sample command has been given. This includes switch delay time, slewing time and settling time for a given output voltage change.

Droop is the change in the output voltage from the "held" value as a result of device leakage.

Feedthrough is that component of the output which follows the input signal after the switch is open. As a percentage of the input, feedthrough is determined as the ratio of the feedthrough capacitance to the hold capacitance (C_F/C_H).

Pedestal during hold is a sample-to-hold offset. This is an offset




Figure 6. Pictorial Showing Various S/H Characteristics

that occurs from such phenomena as charge dumps when switches are opened, coupling of the logic signal transients.

Transients are the spikes or glitches that occur on the output at the start and end of hold time.

GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pins of the AD346. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.




Figure 7. Basic Grounding Practice

SAMPLED DATA SYSTEMS

The fast acquisition time of the AD346 when used with a high speed A/D converter allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. The AD346 can be used with a number of different A/D converters to achieve high throughput rates. Figures 8, 9 and 10 show the use of an AD346 with the AD578, AD5240 and AD ADC85.




Figure 8. 153kHz-12-Bit, A/D Conversion System




Figure 9. 142.8kHz-12-Bit, A/D Conversion System




Figure 10. 83.3kHz-12-Bit, A/D Conversion System

In sampled data systems there are two limiting factors in digitizing high frequency signals. The first limitation is the bandwidth and aperture uncertainty of the sample-and-hold amplifier. The second limitation is the maximum update rate for the SHA and A/D converter combination. For high throughput rate data acquisition systems all factors must be understood.

The aperture time is the time required for the sample and hold amplifier to switch from sample to hold. Since this is a constant it can be tuned out by advancing the sample-to-hold command by 60ns with respect to the input signal and, therefore, can be eliminated as an error source. Once the aperture time has been eliminated the aperture jitter which is the variation aperture time from sample-to-sample, remains. The aperture jitter is a true error source and must be considered. The aperture jitter is a result of noise within the switching network which modulates the phase of the hold command and is manifested in the variations in the value of the analog input that has been held. The aperture error which results from this jitter is directly related to the dV/dt of the analog input.

The error due to aperture jitter is easily calculated as shown below. The error calculation takes into account the desired accuracy corresponding to the resolution of the A/D converter.

$$F_{\max} = \frac{(Full\ Scale\ Voltage) (2^{-N})}{(2) (Full\ Scale\ Voltage) \pi (Aperture\ Jitter)}$$

For an application with a 10-bit A/D converter with a 10V full scale:

$$F_{\max} = \frac{(10) 2^{-10}}{(2) (10) \pi (4 \times 10^{-10} \text{ sec})}$$

$$F_{\max} = 388.6\text{kHz.}$$

For an application with a 12-bit A/D converter with a 10V full scale:

$$F_{\max} = \frac{(10) 2^{-12}}{2 (10) \pi (4 \times 10^{-10} \text{ sec})}$$

$$F_{\max} = 97.1\text{kHz.}$$

The maximum throughput rate is the sum of the sample-and-hold acquisition time, settling time and the A/D conversion time as shown in Figure 11.




Figure 11. Start/Status Timing for Sampled Data System

MULTICHANNEL CONVERSION

In multichannel conversion systems, elements of the acquisition chain may be shared by two or more input sources. This sharing may occur in a number of ways, depending on the desired properties of the multiplexed system.

The data acquisition system shown in Figure 12 is one solution to digitizing data from many analog channels. For most efficient




Figure 12. Data Acquisition System

The maximum input frequency is constrained by the Nyquist sampling theorem to be half of the maximum throughput rate. Input frequencies higher than half the maximum throughput rate result in "under sampling" or aliasing errors of the input signal. In the following table the maximum input frequency is reported as half of the throughput rate, what has been assumed is that an ideal brickwall filter has been placed in the signal path prior to the AD346 and A/D converter.

AD346 in Combination With an	Throughput Rate	Input Frequency Range
AD578K	153kHz	dc to 76.5kHz
AD5240	143kHz	dc to 71.5kHz
AD ADC85	83.3kHz	dc to 41.6kHz
AD579	263kHz	dc to 131kHz
HAS1002	250kHz	dc to 125kHz
MAH1001	333kHz	dc to 166kHz

Table I. SHA & ADC Combinations and Maximum Throughput Rate


use of time, the multiplexer is acquiring the next channel to be converted while the sample-hold is holding the previous output level for conversion. When conversion is complete, the status line from the converter causes the S/H to return to the sample mode and acquire the new data. After the acquisition time is completed, the sample hold can be switched to hold. A conversion can then begin and the multiplexer can be switched to the next channel.

In applications where the AD346 is to be driven from high impedance sources or directly from an analog multiplexer, a fast slewing, fast settling wideband op amp like the ADLH0032 should be used as an input buffer.

FEATURES

Companion to High Resolution A/D Converters
Fast Acquisition Time: $2.5\mu\text{s}$ to $\pm 0.003\%$
Low Droop Rate: $0.1\mu\text{V}/\mu\text{s}$
Aperture Jitter: 400ps
Internal Hold Capacitor
Unity Gain Inverter
Low Power Dissipation: 300mW

AD389 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD389 is a high accuracy, adjustment free track-and-hold amplifier designed for high resolution data acquisition applications. The fast acquisition time ($2.5\mu\text{s}$ to $\pm 0.003\%$) and low aperture jitter (400ps) make it suitable for use with fast A/D converters to digitize signals up to 40kHz.

The AD389 is complete with an internal hold capacitor and it incorporates a compensation network which minimizes the sample to hold charge offset.


Typical applications for the AD389 include sampled data systems, peak hold functions, strobed measurement systems and simultaneous sampling converter systems. When used with autozero and autocalibration techniques, this T/H combined with a high linearity A/D will offer 14-bit performance over the converter's full no-missing-code temperature range.

The device is available in two versions: the "K" specified for operation over the 0 to $+70^\circ\text{C}$ commercial temperature range and the "B" specified over the full industrial temperature range, -25°C to $+85^\circ\text{C}$. High reliability processing is available; contact factory for information.

PRODUCT HIGHLIGHTS

1. The AD389 is the ideal companion track-and-hold amplifier to 14-bit accurate A/D converters.
2. The AD389 provides separate analog and digital grounds, thus improving the device's immunity to ground and switching transients.
3. The droop rate is only $0.1\mu\text{V}/\mu\text{s}$ so that it may be used in slower high resolution systems without the loss of accuracy.
4. The fast acquisition time and low aperture make it suitable for high speed data acquisition systems and digital audio recording.
5. The AD389 T/H amplifier is ideal for applications requiring wide dynamic range.
6. Clever circuit design eliminates any measurable thermal tail (see Figures 11a and 11b).

PIN CONFIGURATION



ORDERING GUIDE

Model	Temperature Range	Package Option*
AD389KD	0 to $+70^\circ\text{C}$	DH-14A
AD389BD	-25°C to $+85^\circ\text{C}$	DH-14A

*See Section 13 for package outline information.

SPECIFICATIONS (typical @ +25°C and nominal power supply voltage of ±15V unless otherwise noted)

Model	AD389KD	AD389BD	Units
ANALOG INPUT			
Voltage Range	±10 min	*	V
Overvoltage, no damage	±15 max	*	V
Impedance	3000	*	Ω
DIGITAL INPUT (TTL Compatible)			
Track Mode, Logic "1"	2 to 5.5V	*	V
Hold Mode, Logic "0"	0 to 0.8V	*	V
Logic "1" Current	20	*	μA
Logic "0" Current	360	*	μA
ANALOG OUTPUT			
Voltage	±10 min	*	V
Current	3	*	mA
Short Circuit Current	20	*	mA
Impedance	1	*	Ω
DC ACCURACY/STABILITY			
Gain	-1.00	*	V/V
Gain Error	±0.01 (±0.02 max)	*	%
Gain Nonlinearity (±10V Output Track)	±0.001	*	%
Gain Temperature Coefficient	1 (5 max)	*	ppm/°C
Offset Voltage	±3 max, adjustable to zero	*	mV
Output Offset @ T _{min} , T _{max} (Track)	±6	*	mV
TRACK MODE DYNAMICS			
Frequency Response			
Small Signal (-3dB)	1.5	*	MHz
Full Power Bandwidth	0.5	*	MHz
Slew Rate	30	*	V/μs
Noise in Track Mode, dc to 1.0MHz	200	*	μV rms
TRACK-TO-HOLD SWITCHING			
Aperture Time	30	*	ns
Aperture Uncertainty (Jitter)	0.4	*	ns
Offset Step (Pedestal)	±2 (4 max)	*	mV
Pedestal with Temperature	±4	±6	mV
Switching Transient			
Amplitude	200	*	mV
Settling to 1mV	0.5 (2 max)	*	μs
Settling to 0.3mV	1.0 (3 max)	*	μs
HOLD MODE DYNAMICS			
Droop Rate	0.1 (1 max)	*	μV/μs
Droop Rate at T _{max}	10 max	40 max	μV/μs
Feedthrough Rejection (10V p-p @ 20kHz)	86 (74 min)	*	dB
HOLD-TO-TRACK DYNAMICS			
Acquisition Time to ±0.01% of 20V	1.5 (3 max)	*	μs
Acquisition Time to ±0.003% of 20V	2.5 (5 max)	*	μs
POWER REQUIREMENTS			
Nominal Voltages for Rated Performance	±15 (±3%)	*	V
Operating Range ¹	±11 to ±18	*	V
Power Supply Rejection	100	*	μV/V
Supply Current			
+V _S	15 (20 max)	*	mA
-V _S	-4 (10 max)	*	mA
Power Dissipation	300 (500 max)	*	mW
TEMPERATURE RANGE			
Operating	0 to +70	-25 to +85	°C
Storage	-55 to +125	*	°C
THERMAL RESISTANCE			
Junction to Air, θ _{JA} (free air)	60	*	°C/W
Junction to Case, θ _{JC}	20	*	°C/W

NOTES

¹Operating to derated performance with |V_{IN}| < |V_S-5V|.

*Specifications same as AD389KD.

Specifications subject to change without notice.




Figure 1. Acquisition Time vs. Final Error Band




Figure 2. Acquisition Time vs. Temperature




Figure 3. Pedestal vs. Input Voltage




Figure 4. Droop Rate vs. Temperature




Figure 5. Pedestal vs. Temperature




Figure 6. Pedestal vs. Load Capacitor




Figure 7. Hold to Track Acquisition Time




Figure 8. Pedestal and Acquisition Time Test Circuit

TERMINOLOGY

Aperture Time is the time required after the “hold” command until the switch is fully open and it produces a delay in the effective sampling timing.

Aperture Jitter is the uncertainty in Aperture Time. If the Aperture Time is “tuned out” by advancing the track-to-hold command with respect to the input signal, the Aperture Jitter now determines the maximum sampling frequency.

Acquisition Time is the time required by the device to reach its final value within a given error band after the track command has been given. This includes switch delay time, slewing time and settling time for a given output voltage change.

Droop is the change in the output voltage from the “held” value as a result of device leakage.




Figure 9. Pictorial Showing Various T/H Characteristics

Feedthrough is that component of the output which follows the input signal after the switch is open. As a percentage of the input, feedthrough is determined as the ratio of the feedthrough capacitance to the hold capacitance (C_F/C_H).

Pedestal during hold is a track-to-hold offset. This is an offset that occurs from such phenomena as charge dumps when switches are opened, and coupling of the logic signal transients.

Thermal Tail is the slow drift of the output stage as it settles to the final value with a thermally induced offset due to self-heating; see Figures 11a and 11b.

Transients are the spikes or glitches that occur on the output at the start and end of hold time.

GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These “grounds” are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, preferably as close to the A-to-D converter as possible. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pins of the AD389. Separate ground returns should be provided to minimize the current flow in the

path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.




Figure 10. Basic Grounding and Decoupling Practice

DECOUPLING

The AD389 can only settle accurately and fast if the power supplies do not change during transients. Therefore, it is necessary to put 0.1 microfarad ($0.1\mu F$) decoupling capacitors right between the supply and analog ground pins and to have $50\mu F$ tantalum caps close by.




Figure 11a. Acquisition Time after $100\mu s$ in the Hold Mode. The AD389 Shows no “Thermal Tail”.




Figure 11b. Typical Thermal Tail and Acquisition Time of Other 12-Bit T/Hs Make them Unsuitable for High Resolution Applications

SAMPLED DATA SYSTEMS

The fast acquisition time of the AD389 when used with a high speed A/D converter allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. Figures 12 and 13 show the use of an AD389 with the ADC72 and AD376.




Figure 12. 20kHz-14-Bit, A/D Conversion System




Figure 13. 8.3kHz-14-Bit, A/D Conversion System for -25°C to +85°C Operation

In sampled data systems there are two limiting factors in digitizing high frequency signals. The first limitation is the bandwidth and aperture uncertainty of the sample-and-hold amplifier. The second limitation is the maximum update rate for the T/H and A/D converter combination. For high throughput rate data acquisition systems all factors must be understood.

The aperture jitter is a result of noise within the switching network which modulates the phase of the hold command and is manifested in the variations in the value of the analog input that has been held. The aperture error which results from this jitter is directly related to the dV/dt of the analog input which is easily calculated as shown below. The error calculation takes into account the desired accuracy corresponding to the resolution of the A/D converter.

$$F_{\max} = \frac{(\text{Full Scale Voltage}) (2^{-N})}{(\text{Full Scale Voltage}) (2\pi) (\text{Aperture Jitter})}$$

For an application with a 14-bit A/D converter with a 10V full scale:

$$F_{\max} = \frac{(10) 2^{-14}}{(10) (2\pi) (4 \times 10^{-10} \text{ sec})} = 24\text{kHz}$$

For an application with a 12-bit A/D converter with a 10V full scale:

$$F_{\max} = \frac{(10) 2^{-12}}{(10) (2\pi) (4 \times 10^{-10} \text{ sec})} = 97\text{kHz}$$

Note that some additional aperture delay and jitter are added if the AD389 is not driven directly from the convert start line, but from the status line, which from some converters is delayed.

The maximum throughput rate is the sum of the sample-and-hold acquisition time, settling time and the A/D conversion time.

The maximum input frequency is constrained by the Nyquist sampling theorem to be half of the maximum throughput rate. Input frequencies higher than half the maximum throughput rate result in "under sampling" or aliasing errors of the input signal. In the following table the maximum input frequency is reported as half of the throughput rate, with an ideal brickwall low pass filter has been placed in the signal path prior to the AD389 and A/D converter to eliminate aliasing.

AD389 in Combination With an	Throughput Rate	Input Frequency Range
ADC71 (13 bit)	22.2kHz	dc to 11.1kHz
ADC72 (14 bit)	16.7kHz	dc to 8.3kHz
AD376 (14 bit)	40.0kHz	dc to 20kHz

Table I. T/H & ADC Combinations and Maximum Throughput Rate

T/H REQUIREMENTS FOR HIGH RESOLUTION APPLICATIONS

The characteristics required for high resolution track-and-hold amplifiers are low feedthrough, low pedestal shifts with changes of input signal or temperature, high linearity, low temperature coefficients, and minimal droop rate.

For sampling a 20kHz signal to 14 bit and 16 bits for example, the following specs are required:

Spec	14 Bit	16 Bit	AD389KD	Units
Aperture Jitter (max)	2.4	0.6	0.4	ns
Slew Rate (max w/20V pk-pk signal)	1.26	1.26	30	V/ μ s
Feedthrough (1LSB max)	-84.3	-96.3	-86	dB
Droop Rate (1LSB max in 15 μ s)	40.7	10.2	0.1	μ V/ μ s
Droop Rate (1LSB max in 50 μ s)	12.2	3.0	0.1	μ V/ μ s
Acquisition Time (to \pm 1LSB max) for 20kHz Signal w/15 μ s ADC	10	10	3-5	μ s
Pedestal Shift (max) with Input Signal Gain Temperature Coefficient (max) for \pm 10°C Ambient Operation	-84.3	-96.3	-86	dB
Thermal Tail (max) within 50 μ s after Hold	6.1	1.5	2.0	ppm/°C
Linearity Error (max)	1.2	0.3	0.1	mV
	\pm 0.0061	0.0015	0.003	%FSR

Table II. T/H Amplifier Requirements vs. AD389 Specs

Aperture Jitter will affect exactly when the switch closes, even though the T/H control line is driven by a very precise clock. All high speed sampled data systems are very dependent on low aperture jitter for digitizing high frequency signals for spectrum analysis and accurate signal reconstruction.

The T/H amplifier slew rate determines the maximum frequency tracking rate and part of the settling time when sampling pulses and square waves. The feedthrough from input to output while in the hold mode should be less than 1LSB. The amplitude of 1LSB of the companion A/D converter for a given input range will vary from 610 μ V for a 14-bit A/D using a 0 to 10V input range to 4.88mV for a 12-bit A/D using a \pm 10V input range. The hold mode droop rate should produce less than 1LSB of droop in the output during the conversion time of the A/D converter. For 610 μ V/LSB, as noted in the example above, for a 50 μ s 14-bit A/D converter, the maximum droop rate will be 610 μ V/50 μ s or 12 μ V/ μ s during the 50 μ s conversion period.

The linearity error should be less than 1LSB over the transfer function, as set by the resolution of the A/D converter. The T/H acquisition time, T/H settling time along, with the conversion time of the A/D converter determines the highest sampling rate. This in turn will determine the highest input signal frequency that can be sampled at twice a cycle per the Nyquist criteria. The pedestal shift due to input signal changes should either be linear, to be seen as a gain error, or negligible as with the feed-through spec. The temperature coefficients for drift should be low enough such that full accuracy is maintained over some minimum temperature range. The droop rate and pedestal will shift more over temperature above +70°C (+158°F). For commercial and industrial users, these shifts will only appear above the highest temperatures their equipment will ever expect to experience. Most precision instrumentation is installed only in human inhabitable work spaces or in controlled enclosures if the area has a hostile environment.

Minimal thermal tail effects are another requirement of high resolution applications. The self-heating errors induced by the changing current levels in the output stages of T/H amps may cause more than 1LSB of error due to thermal tail effects. The performance of a typical AD389 in contrast to a typical 12-bit T/H circuit is shown in Figures 11a. and 11b. The test circuit is shown in Figure 8.


OFFSET ADJUST TRIM

In most data acquisition systems only one offset adjustment is made. In many cases it is the offset adjust of the ADC that is used to cancel all other accumulated system offsets. The offset or pedestal of the AD389 can be nulled by means of 5k Ω potentiometer between pins 7, 9, and 11. If the offset of the AD389 is not adjusted, then connect pins 7 and 9 to pin 14, the negative supply. Otherwise the high impedance of the null pin together with parasitic capacitances can cause tail effects.


FEATURES

Suitable for 12-Bit Applications
High Sample/Hold Current Ratio: 10^7
Low Acquisition Time: $6\mu\text{s}$ to 0.1%
Low Charge Transfer: $<2\text{pC}$
High input Impedance in Sample-and-Hold Modes
Connect in Any Op Amp Configuration
Differential Logic Inputs

AD582 PIN CONFIGURATIONS



10-Pin TO-100



14-Pin DIP TO-116

PRODUCT DESCRIPTION

The AD582 is a low-cost integrated circuit sample-and-hold amplifier consisting of a high performance operational amplifier, a low leakage analog switch and a JFET integrating amplifier — all fabricated on a single monolithic chip. An external holding capacitor, connected to the device, completes the sample-and-hold function.

With the analog switch closed, the AD582 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open, the capacitor holds the output at its last level, regardless of input voltage.

Typical applications for the AD582 include sampled data systems, D/A deglitchers, analog de-multiplexers, auto null systems, strobed measurement systems and A/D speed enhancement.

The device is available in two versions: the "K" specified for operation over the 0 to $+70^\circ\text{C}$ commercial temperature range and the "S" specified over the extended temperature range, -55°C to $+125^\circ\text{C}$. All versions may be obtained in either the hermetic sealed, TO-100 can or the TO-116 DIP.

PRODUCT HIGHLIGHTS

1. The specially designed input stage presents a high impedance to the signal source in both sample and hold modes (up to $\pm 12\text{V}$). Even with signal levels up to $\pm V_S$, no undesirable signal inversion, peaking or loss of hold voltage occurs.
2. The AD582 may be connected in any standard op amp configuration to control gain or frequency response and provide signal inversion, etc.
3. The AD582 offers a high, sample-to-hold current ratio: 10^7 . The ratio of the available charging current to the holding leakage current is often used as a figure of merit for a sample and hold circuit.
4. The AD582 has a typical charge transfer less than 2pC . A low charge transfer produces less offset error and permits the use of smaller hold capacitors for faster signal acquisition.
5. The AD582 provides separate analog and digital grounds, thus improving the device's immunity to ground and switching transients.

SPECIFICATIONS (typical @ +25°C, V_S = ±15V and C_H = 1000pF, A = +1 unless otherwise specified)

MODEL	AD582K	AD582S
SAMPLE/HOLD CHARACTERISTICS		
Acquisition Time, 10V Step to 0.1%, C _H = 100pF	6μs	*
Acquisition Time, 10V Step to 0.01%, C _H = 1000pF	25μs	*
Aperture Delay, 20V p-p Input, Hold 0V	200ns	*
Aperture Jitter, 20V p-p Input, Hold 0V	15ns	*
Settling Time, 20V p-p Input, Hold 0V, to 0.01%	0.5μs	*
Droop Current, Steady State, ±10V _{OUT}	100pA max	*
Droop Current, T _{min} to T _{max}	1nA	150nA max
Charge Transfer	5pC max (1.5pC typ)	*
Sample to Hold Offset	0.5mV	*
Feedthrough Capacitance 20V p-p, 10kHz Input	0.05pF	*
TRANSFER CHARACTERISTICS		
Open Loop Gain V _{OUT} = 20V p-p, R _L = 2k	25k min (50k typ)	*
Common Mode Rejection V _{CM} = 20V p-p	60dB min (70dB typ)	*
Small Signal Gain Bandwidth V _{OUT} = 100mV p-p, C _H = 100pF	1.5MHz	*
Full Power Bandwidth V _{OUT} = 20V p-p, C _H = 100pF	70kHz	*
Slew Rate V _{OUT} = 20V p-p, C _H = 100pF	3V/μs	*
Output Resistance Hold Mode, I _{OUT} = ±5mA	12Ω	*
Linearity V _{OUT} = 20V p-p, R _L = 2k	±0.01%	*
Output Short Circuit Current	±25mA	*
ANALOG INPUT CHARACTERISTICS		
Offset Voltage	6mV max (2mV typ)	*
Offset Voltage, T _{min} to T _{max}	4mV	8mV max (5mV typ)
Bias Current	3μA max (1.5μA typ)	*
Offset Current	300nA max (75nA typ)	*
Offset Current, T _{min} to T _{max}	100nA	400nA max (100nA typ)
Input Capacitance, f = 1MHz	2pF	*
Input Resistance, Sample or Hold 20V p-p Input, A = +1	30MΩ	*
Absolute Max Diff Input Voltage	30V	*
Absolute Max Input Voltage, Either Input	±V _S	*
DIGITAL INPUT CHARACTERISTICS		
+Logic Input Voltage Hold Mode, T _{min} to T _{max} , -Logic @ 0V	+2V min	*
Sample Mode, T _{min} to T _{max} , -Logic @ 0V	+0.8V max	*
+Logic Input Current Hold Mode, +Logic @ +5V, -Logic @ 0V	1.5μA	*
Sample Mode, +Logic @ 0V, -Logic @ 0V	1nA	*
-Logic Input Current Hold Mode, +Logic @ +5V, -Logic @ 0V	24μA	*
Sample Mode, +Logic @ 0V, -Logic @ 0V	4μA	*
Absolute Max Diff Input Voltage, +L to -L	+15V/-6V	*
Absolute Max Input Voltage, Either Input	±V _S	*
POWER SUPPLY CHARACTERISTICS		
Operating Voltage Range	±9V to ±18V	±9V to ±22V
Supply Current, R _L = ∞	4.5mA max (3mA typ)	*
Power Supply Rejection, ΔV _S = 5V, Sample Mode (see next page)	60dB min (75dB typ)	*
TEMPERATURE RANGE		
Specified Performance	0 to +70°C	-55°C to +125°C
Operating	-25°C to +85°C	-55°C to +125°C
Storage	-65°C to +150°C	*
Lead Temperature (Soldering, 15 sec)	+300°C	*
PACKAGE OPTIONS ¹		
TO-100 (H-10A)	AD582KH	AD582SH
TO-116 (D-14)	AD582KD	AD582SD

NOTES

*Specifications same as AD582K.

¹See Section 13 for package outline information.

Specifications subject to change without notice.

APPLYING THE AD582

Both the inverting and non-inverting inputs are brought out to allow op amp type versatility in connecting and using the AD582. Figure 1 shows the basic non-inverting unity gain connection requiring only an external hold capacitor and the usual power supply bypass capacitors. An offset null pot can be added for more critical applications.




Figure 1. Sample and Hold with $A = +1$

Figure 2 shows a non-inverting configuration where voltage gain, A_V , is set by a pair of external resistors. Frequency shaping or non-linear networks can also be used for special applications.




Figure 2. Sample and Hold with $A = (1 + R_F/R_{F1})$

The hold capacitor, C_H , should be a high quality polystyrene (for temperatures below $+85^\circ\text{C}$) or Teflon type with low dielectric absorption. For high speed, limited accuracy applications, capacitors as small as 100pF may be used. Larger values are required for accuracies of 12 bits and above in order to minimize feedthrough, sample to hold offset and droop errors (see Figure 6). Care should be taken in the circuit layout to minimize coupling between the hold capacitor and the digital or signal inputs.

In the hold mode, the output voltage will follow any change in the $-V_S$ supply. Consequently, this supply should be well regulated and filtered.

Biasing the +Logic Input anywhere between -6V to $+0.8\text{V}$ with respect to the -Logic will set the sample mode. The hold mode will result from any bias between $+2.0\text{V}$ and $(+V_S - 3\text{V})$. The sample and hold modes will be controlled differentially with the absolute voltage at either logic input ranging from $-V_S$ to within 3V of $+V_S$ ($V_S - 3\text{V}$). Figure 3 illustrates some examples of the flexibility of this feature.




Figure 3A. Standard Logic Connection




Figure 3B. Inverted Logic Sense Connection




Figure 3C. High Threshold Logic Connection

DEFINITION OF TERMS

Figure 4 illustrates various dynamic characteristics of the AD582.




Figure 4. Pictorial Showing Various S/H Characteristics

Aperture Delay is the time required after the "hold" command until the switch is fully open and produces a delay in the effective sample timing. Figure 5 is a plot giving the maximum frequency at which the AD582 can sample an input with a given accuracy (lower curve).

Aperture Jitter is the uncertainty in Aperture Time. The Aperture Time can be eliminated by advancing the sample-to-hold command 200ns with respect to the input signal. The Aperture Jitter now determines the maximum sampling frequency (upper curve of Figure 5).

Acquisition Time is the time required by the device to reach its final value within a given error band after the sample command has been given. This includes switch delay time, slewing time and settling time for a given output voltage change.

Droop is the change in the output voltage from the "held" value as a result of device leakage. In the AD582, droop can be in either the positive or negative direction. Droop rate may be calculated from droop current using the following formula:

$$\frac{\Delta V}{\Delta T} \text{ (Volts/sec)} = \frac{I(\text{pA})}{C_H(\text{pF})}$$

(See also Figure 6.)

Feedthrough is that component of the output which follows the input signal *after* the switch is open. As a percentage of the input, feedthrough is determined as the ratio of the feedthrough capacitance to the hold capacitance (C_F/C_H).

Sample-to-Hold Offset is an output shift or step caused by charge injection into the hold capacitor as the device is switched from sample to hold. The charge transfer generates a sample-to-hold offset where:

$$\text{S/H Offset (V)} = \frac{\text{Charge (pC)}}{C_H(\text{pF})}$$

This offset also has a dc component as shown in Figure 6.




Figure 5. Maximum Frequency of Input Signal for 1/2 LSB Sampling Accuracy




Figure 6. Sample-and-Hold Performance as a Function of Hold Capacitance




Figure 7. Droop Current vs. Temperature

FEATURES

High Sample-to-Hold Current Ratio: 10^6
High Slew Rate: $5V/\mu s$
High Bandwidth: 2MHz
Low Aperture Time: 50ns
Low Charge Transfer: 10pC
DTL/TTL Compatible
May Be Used as Gated Op Amp


PRODUCTION DESCRIPTION

The AD583 is a monolithic sample-and hold circuit consisting of a high performance operational amplifier in series with a low leakage analog switch and unity gain amplifier. An external hold capacitor, connected to the switch output, completes the sample-and-hold or track-and-hold function.

With the analog switch closed, the AD583 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open the capacitor holds the output at its previous level.

The AD583 may also be used as a versatile operational amplifier with a gated output for applications such as analog switches, peak holding circuits, etc.

AD583 PIN CONFIGURATION



PRODUCT HIGHLIGHTS

1. Sample-and-hold operation is obtained with the addition of one external capacitor.
2. Low charge transfer (10pC) and high sample-to-hold current ratio insure accurate tracking.
3. Any gain or frequency response is available using standard op amp feedback networks.
4. High slew rate and low aperture time permit sampling of rapidly changing signals.
5. Output, gated through a low leakage analog switch, also makes the AD583 useful for applications such as analog switches, peak holding circuits, etc.

SPECIFICATIONS (typical @ +25°C, hold capacitor of 1000pF and ±15V dc unless otherwise specified)

MODEL	AD583KQ
OPEN LOOP GAIN $R_L = 2k\Omega, T_{min} \text{ to } T_{max}$	25k min (50k typ)
OUTPUT VOLTAGE SWING $R_L = 2k\Omega, T_{min} \text{ to } T_{max}$	±10V min
OUTPUT CURRENT	±10mA min
OUTPUT RESISTANCE	5Ω
OFFSET VOLTAGE $T_{min} \text{ to } T_{max}$	6mV max (3mV typ) 8mV max (4mV typ)
BIAS CURRENT $T_{min} \text{ to } T_{max}$	200nA max (50nA typ) 400nA max
OFFSET CURRENT $T_{min} \text{ to } T_{max}$	50nA max (10nA typ) 100nA max
INPUT RESISTANCE	5MΩ min (10MΩ typ)
COMMON MODE RANGE	±10V min
COMMON MODE REJECTION $T_{min} \text{ to } T_{max}$	74dB min (90dB typ)
GAIN BANDWIDTH PRODUCT	2MHz
SLEW RATE $A_v = +1, R_L = 2k\Omega, C_L = 50pF,$ $V_{out} = \pm 10V \text{ p-p}$	5V/μs
RISE TIME $A_v = +1, R_L = 2k\Omega, C_L = 50pF,$ $V_{out} = 400mV \text{ p-p}$	100ns
OVERSHOOT $A_v = +1, R_L = 2k\Omega, C_L = 50pF,$ $V_{out} = 400mV \text{ p-p}$	20%
DIGITAL INPUT CURRENT $V_{in} = 0, T_{min} \text{ to } T_{max}$ $V_{in} = +5.0V, T_{min} \text{ to } T_{max}$	0.8mA max (Logic "Sample") 20μA max (Logic "Hold")
DIGITAL INPUT VOLTAGE Low $T_{min} \text{ to } T_{max}$ High $T_{min} \text{ to } T_{max}$	0.8V max 2.0V min
ACQUISITION TIME $A_v = +1, R_L = 2k\Omega, C_L = 50pF$ to 0.1% of final value: to 0.01% of final value:	4μs 5μs
APERTURE TIME	50ns
APERTURE JITTER	5ns
DRIFT CURRENT ¹ $T_{min} \text{ to } T_{max}$	50pA max (5pA typ) 1.0nA max (0.05nA typ)
CHARGE TRANSFER	20pC max (10pC typ)
SUPPLY CURRENT	5.0mA max (2.5mA typ)
POWER SUPPLY REJECTION ²	74dB min (90dB typ)
OPERATING TEMP	0 to +70°C
STORAGE TEMP	-65°C to +150°C
PACKAGE OPTION ³ Cerdip (Q-14)	AD583KQ

NOTES

¹ Voltage on hold is zero.

² Sample mode only.

³ See Section 13 for package outline information.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Voltage between V+ and V- Terminals	40V
Differential Input Voltage	±30V
Digital Voltage (Pin 14)	+8V, -15V
Output Current	Short Circuit Protected
Internal Power Dissipation	30mW (Derate power dissipation by 4.3mW/°C above +150°C ambient temperature)


FEATURES

3.0 μ s Acquisition Time to $\pm 0.01\%$ max
Low Droop Rate: 1.0mV/ms max
Sample/Hold Offset Step: 3mV max
Aperture Jitter: 0.5ns
Extended Temperature Range: -55°C to $+125^{\circ}\text{C}$
Internal Hold Capacitor
Internal Application Resistors
 $\pm 12\text{V}$ or $\pm 15\text{V}$ Operation
Available in Surface Mount

APPLICATIONS

Data Acquisition Systems
Data Distribution Systems
Analog Delay & Storage
Peak Amplitude Measurements

AD585 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD585 is a complete monolithic sample-and-hold circuit consisting of a high performance operational amplifier in series with an ultralow leakage analog switch and a FET input integrating amplifier. An internal holding capacitor and matched applications resistors have been provided for high precision and applications flexibility.

The performance of the AD585 makes it ideal for high speed 10- and 12-bit data acquisition systems, where fast acquisition time, low sample-to-hold offset, and low droop are critical. The AD585 can acquire a signal to $\pm 0.01\%$ in 3 μ s maximum, and then hold that signal with a maximum sample-to-hold offset of 3mV and less than 1mV/ms droop, using the on-chip hold capacitor. If lower droop is required, it is possible to add a larger external hold capacitor.

The high-speed analog switch used in the AD585 exhibits aperture jitter of 0.5ns, enabling the device to sample full-scale (20V peak-to-peak) signals at frequencies up to 78kHz with 12-bit precision.

The AD585 can be used with any user-defined feedback network to provide any desired gain in the sample mode. On-chip precision thin-film resistors can be used to provide gains of +1, -1, or +2. Output impedance in the hold mode is sufficiently low to maintain an accurate output signal even when driving the dynamic load presented by a successive-approximation A/D converter. However, the output is protected against damage from accidental short circuits.

The control signal for the HOLD command can be either active high or active low. The differential HOLD signal is compatible with all logic families, if a suitable reference level is provided. An on-chip TTL reference level is provided for TTL compatibility.

The device is available in two versions: the "A" specified for the -25°C to $+85^{\circ}\text{C}$ industrial temperature range, and the "S" specified over the extended temperature range -55°C to $+125^{\circ}\text{C}$.

PRODUCT HIGHLIGHTS

1. The fast acquisition time (3 μ s) and low aperture jitter (0.5ns) make it the first choice for very high speed data acquisition systems.
2. The droop rate is only 1.0mV/ms so that it may be used in slower high accuracy systems without the loss of accuracy.
3. The low charge transfer of the analog switch keeps sample-to-hold offset below 3mV with the on-chip 100pF hold capacitor, eliminating the trade-off between acquisition time and S/H offset required with other SHAs.
4. The AD585 has internal pretrimmed application resistors for applications versatility.
5. The AD585 is complete with an internal hold capacitor for ease of use. Capacitance can be added externally to reduce the droop rate when long hold times and high accuracy are required.
6. The AD585 is recommended for use with 10- and 12-bit successive-approximation A/D converters such as AD573, AD574A, AD674, AD7572 and AD7672.

SPECIFICATIONS

(typical @ +25°C and $V_S = \pm 12V$ or $\pm 15V$, and $C_H = \text{Internal}$,
 $A = +1$, $\overline{\text{HOLD}}$ active unless otherwise specified)

Model	AD585A			AD585S			Units
	Min	Typ	Max	Min	Typ	Max	
SAMPLE/HOLD CHARACTERISTICS							
Acquisition Time, 10V Step to 0.01%			3			3	μs
20V Step to 0.01%			5			5	μs
Aperture Time, 20V p-p Input							
$\overline{\text{HOLD}} = 0V$		35			35		ns
Aperture Jitter, 20V p-p Input,							
$\overline{\text{HOLD}} = 0V$		0.5			0.5		ns
Settling Time, 20V p-p Input,							
$\overline{\text{HOLD}} = 0V$, to 0.01%		0.5			0.5		μs
Droop Rate			1			1	mV/ms
Droop Rate T_{\min} to T_{\max}		Doubles Every 10°C			Doubles Every 10°C		
Charge Transfer			0.3			0.3	pC
Sample-to-Hold Offset	-3		3	-3		3	mV
Feedthrough							
20V p-p, 10kHz Input		0.5			0.5		mV
TRANSFER CHARACTERISTICS¹							
Open Loop Gain		200,000			200,000		V/V
$V_{\text{OUT}} = 20V$ p-p, $R_L = 2k$			0.3			0.3	%
Application Resistor Mismatch							
Common Mode Rejection	80			80			dB
$V_{\text{CM}} = \pm 10V$							
Small Signal Gain Bandwidth							
$V_{\text{OUT}} = 100mV$ p-p		2.0			2.0		MHz
Full Power Bandwidth							
$V_{\text{OUT}} = 20V$ p-p		160			160		kHz
Slew Rate							
$V_{\text{OUT}} = 20V$ p-p		10			10		V/ μs
Output Resistance (Sample Mode)							
$I_{\text{OUT}} = \pm 10mA$			0.05			0.05	Ω
Output Short Circuit Current		50			50		mA
Output Short Circuit Duration		Indefinite			Indefinite		
ANALOG INPUT CHARACTERISTICS							
Offset Voltage			2			2	mV
Offset Voltage, T_{\min} to T_{\max}			3			3	mV
Bias Current			2			2	nA
Bias Current T_{\min} to T_{\max}			5			5 ²	nA
Input Capacitance, $f = 1MHz$		10			10		pF
Input Resistance, Sample or Hold							
20V p-p Input, $A = +1$		10 ¹²			10 ¹²		Ω
DIGITAL INPUT CHARACTERISTICS							
TTL Reference Output	1.2	1.4	1.6	1.2	1.4	1.6	V
Logic Input High Voltage							
T_{\min} to T_{\max}		2.0			2.0		V
Logic Input Low Voltage							
T_{\min} to T_{\max}			0.8			0.7	V
Logic Input Current (Either Input)			50			50	μA
POWER SUPPLY CHARACTERISTICS							
Operating Voltage Range	+5, -10.8		± 18	+5, -10.8		± 18	V
Supply Current, $R_L = \infty$	6		10	6		10	mA
Power Supply Rejection, Sample Mode	70			70			dB
TEMPERATURE RANGE							
Specified Performance	-25		+85	-55		+125	°C
PACKAGE OPTIONS³							
Cerdip (Q-14)		AD585AQ			AD585SQ		
LCC (E-20A)					AD585SE		
PLCC (P-20A)		AD585AP					

NOTES

¹Maximum input signal is the minimum supply minus a headroom voltage of 2.5V.

²Not tested at -55°C.

³See Section 13 for package outline information.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.




Figure 1. Sample-to-Hold Offset vs. Logic Level (HOLD Active)




Figure 2. Acquisition Time vs. Hold Capacitance (10V Step to 0.01%)




Figure 3. Large Signal Response, Sample Mode




Figure 4. Sample-to-Hold Settling Time (HOLD Active)




Figure 5. Pin Configuration

ABSOLUTE MAXIMUM RATINGS

Supplies (+Vs, -Vs)	±18V
Logic Inputs	±Vs
Analog Inputs	±Vs
R _{IN} , R _{FB} Pins	±Vs
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering)	300°C
Output Short Circuit to Ground	Indefinite
TTL Logic Reference Short Circuit to Ground	Indefinite




Figure 6. Connection Diagram, Gain = +1, $\overline{\text{HOLD}}$ Active




Figure 7. Connection Diagram, Gain = +2, $\overline{\text{HOLD}}$ Active




Figure 8. Connection Diagram Gain = -1, $\overline{\text{HOLD}}$ Active

SAMPLED DATA SYSTEMS

In sampled data systems there are a number of limiting factors in digitizing high frequency signals accurately. Figure 9 shows pictorially the sample-and-hold errors that are the limiting factors. In the following discussions of error sources the errors will be divided into the following groups: 1. Sample-to-Hold Transition, 2. Hold Mode and 3. Hold-to-Sample Transition.




Figure 9. Pictorial Showing Various S/H Characteristics




Figure 10. Aperture Delay Error vs. Frequency

SAMPLE-TO-HOLD TRANSITION

The aperture delay time is the time required for the sample-and-hold amplifier to switch from sample to hold. Since this is effectively a constant then it may be tuned out. If however, the aperture delay time is not accounted for then errors of the magnitude as shown in Figure 10 will result.

To eliminate the aperture delay as an error source the sample-to-hold command may be advanced with respect to the input signal.

Once the aperture delay time has been eliminated as an error source then the aperture jitter which is the variation in aperture delay time from sample-to-sample remains. The aperture jitter is a true error source and must be considered. The aperture jitter is a result of noise within the switching network which modulates the phase of the hold command and is manifested in the variations in the value of the analog input that has been held. The aperture error which results from this jitter is directly related to the dV/dT of the analog input.

The error due to aperture jitter is easily calculated as shown below. The error calculation takes into account the desired accuracy corresponding to the resolution of the N-bit A/D converter.

$$F_{\max} = \frac{2^{-(N+1)}}{\pi (\text{Aperture Jitter})}$$

For an application with a 10-bit A/D converter with a 10V full scale to a 1/2LSB error maximum.

$$F_{\max} = \frac{2^{-(10+1)}}{\pi (0.5 \times 10^{-9})}$$

$$F_{\max} = 310.8\text{kHz.}$$

For an application with a 12-bit A/D converter with a 10V full scale to a 1/2LSB error maximum:

$$F_{\max} = \frac{2^{-(12+1)}}{\pi (0.5 \times 10^{-9})}$$

$$F_{\max} = 77.7\text{kHz.}$$

Figure 11 shows the entire range of errors induced by aperture jitter with respect to the input signal frequency.




Figure 11. Aperture Jitter Error vs. Frequency

Sample-to-hold offset is caused by the transfer of charge to the holding capacitor via the gate capacitance of the switch when switching into hold. Since the gate capacitance couples the switch-control voltage applied to the gate on to the hold capacitor, the resulting sample-to-hold offset is a function of the logic level.

The logic inputs were designed for application flexibility and, therefore, a wide range of logic thresholds. This was achieved by using a differential input stage for HOLD and HOLD. Figure 1 shows the change in the sample-to-hold offset voltage based upon an independently programmed reference voltage. Since the input stage is a differential configuration, the offset voltage is a function of the control voltage range around the programmed threshold voltage.

The sample-to-hold offset can be reduced by adding capacitance to the internal 100pF capacitor and by using HOLD instead of HOLD. This may be easily accomplished by adding an external capacitor between Pins 7 and 8. The sample-to-hold offset is then governed by the relationship:

$$\text{S/H Offset (V)} = \frac{\text{Charge (pC)}}{C_{\text{H Total (pF)}}$$

For the AD585 in particular it becomes:

$$\text{S/H Offset (V)} = \frac{0.3 \text{ pC}}{100\text{pF} + (C_{\text{EXT}})}$$

The addition of an external hold capacitor also affects the acquisition time of the AD585. The change in acquisition time with respect to the C_{EXT} is shown graphically in Figure 2.

HOLD MODE

In the hold mode there are two important specifications that must be considered; feedthrough and the droop rate. Feedthrough errors appear as an attenuated version of the input at the output while in the hold mode. Hold-Mode feedthrough varies with frequency, increasing at higher frequencies. Feedthrough is an important specification when a sample and hold follows an analog multiplexer that switches among many different channels.

Hold-mode droop rate is the change in output voltage per unit of time while in the hold mode. Hold mode droop originates as leakage from the hold capacitor, of which the major leakage current contributors are switch leakage current and bias current.

The rate of voltage change on the capacitor dV/dT is the ratio of the total leakage current I_L to the hold capacitance C_H .

$$\text{Droop Rate} = \frac{dV_{\text{OUT}}}{dT} \text{ (Volts/Sec)} = \frac{I_L (\text{pA})}{C_H (\text{pF})}$$

For the AD585 in particular;

$$\text{Droop Rate} = \frac{100\text{pA}}{100\text{pF} + (C_{\text{EXT}})}$$

Additionally the leakage current doubles for every 10°C increase in temperature above 25°C; therefore, the hold-mode droop rate characteristic will also double in the same fashion. The hold-mode droop rate can be traded-off with acquisition time to provide the best combination of droop error and acquisition time. The tradeoff is easily accomplished by varying the value of C_{EXT} .

Since a sample and hold is used typically in combination with an A/D converter, then the total droop in the output voltage has to be less than 1/2LSB during the period of a conversion. The maximum allowable signal change on the input of an A/D converter is:

$$\Delta V_{\text{max}} = \frac{\text{Full Scale Voltage}}{2^{(N+1)}}$$

Once the maximum ΔV is determined then the conversion time of the A/D converter (T_{CONV}) is required to calculate the maximum allowable dV/dT .

$$\frac{dV_{\text{max}}}{dt} = \frac{\Delta V_{\text{max}}}{T_{\text{CONV}}}$$

The maximum $\frac{dV_{\text{max}}}{dT}$ as shown by the previous equation is

the limit not only at 25°C but at the maximum expected operating temperature range. Therefore, over the operating temperature range the following criteria must be met ($T_{\text{OPERATION}} - 25^\circ\text{C}$) = ΔT .

$$\frac{dV_{25^\circ\text{C}}}{dT} \times 2 \left(\frac{\Delta T}{10^\circ\text{C}} \right) \leq \frac{dV_{\text{max}}}{dT}$$

HOLD-TO-SAMPLE TRANSITION

The Nyquist theorem states that a band-limited signal which is sampled at a rate at least twice the maximum signal frequency can be reconstructed without loss of information. This means that a sampled data system must sample, convert and acquire the next point at a rate at least twice the signal frequency. Thus the maximum input frequency is equal to

$$f_{\text{MAX}} = \frac{1}{2(T_{\text{ACQ}} + T_{\text{CONV}} + T_{\text{AP}})}$$

Where T_{ACQ} is the acquisition time of the sample-to-hold amplifier, T_{AP} is the maximum aperture time (small enough to be ignored) and T_{CONV} is the conversion time of the A/D converter.

DATA ACQUISITION SYSTEMS

The fast acquisition time of the AD585 when used with a high speed A/D converter allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. The AD585 can be used with a number of different A/D converters to achieve high throughput rates. Figures 12 and 13 show the use of an AD585 with the AD578 and AD574A.




Figure 12. A/D Conversion System, 117.6kHz Throughput 58.8kHz max Signal Input




Figure 13. 12 Bit A/D Conversion System, 26.3kHz Throughput Rate, 13.1kHz max Signal Input

LOGIC INPUT

The sample-and-hold logic control was designed for versatile logic interfacing. The HOLD and HOLD inputs may be used with both low and high level CMOS, TTL and ECL logic systems. Logic threshold programmability was achieved by using a differential amplifier as the input stage for the digital inputs. A predictable logic threshold may be programmed by referencing either HOLD or $\overline{\text{HOLD}}$ to the appropriate threshold voltage. For example, if the internal 1.4V reference is applied to HOLD an input signal to HOLD between +1.8V and +V_S will place the AD585 in the hold mode. The AD585 will go into the sample mode for this case when the input is between -V_S and +1.0V. The range of references which may be applied is from (-V_S + 4V) to (+V_S - 3V).

OPTIONAL CAPACITOR SELECTION

If an additional capacitor is going to be used in conjunction with the internal 100pF capacitor it must have a low dielectric absorption. Dielectric absorption is just that; it is the charge absorbed into the dielectric that is not immediately added to or removed from the capacitor when rapidly charged or discharged. The capacitor with dielectric absorption is modeled in Figure 14.




Figure 14. Capacitor Model with Dielectric Absorption

If the capacitor is charged slowly, C_{DA} will eventually charge to the same value as C. But unfortunately, good dielectrics have very high resistances, so while C_{DA} may be small, R_X is large and the time constant R_X C_{DA} typically runs into the millisecond range. In fast-charge, fast-discharge situations the effect of dielectric absorption resembles "memory". In a data acquisition system where many channels with widely varying data are being sampled the effect is to have an ever changing offset which appears as a very nonlinear sample-to-hold offset since the difference between the voltage being measured and the voltage previously measured determines the fraction by which the dielectric absorption figure is multiplied. It is impossible to readily correct for this error source. The only solution is to use a capacitor with dielectric absorption less than the maximum tolerable error. Capacitor types such as polystyrene, polypropylene or Teflon are recommended.

GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD585. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.




Figure 15. Basic Grounding Practice

AD681/AD683

FEATURES

Fast Acquisition Time: 500ns max to 0.01% (AD683)
900ns max to 0.01% (AD681)

Monolithic with On-Board Hold Capacitor

Low Droop Rate: 0.01 μ V/ μ s

Low Output Noise: 35 μ V rms (dc to 10MHz)

Industrial and Military Temperature Ranges

Operation with \pm 12V or \pm 15V Supplies

APPLICATIONS

Data Acquisition Systems


Data Distribution Systems

Analog Delay and Storage

Peak Amplitude Measurements

Deglitching D/A's

AD681/AD683 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD681 and AD683 are monolithic sample-and-hold amplifiers that set new standards in terms of speed and accuracy. They are manufactured on a complementary bipolar process which provides a medium for wideband circuitry with extremely low noise characteristics.

The AD683 has an acquisition time of 500ns maximum to 0.01% for a 10V step. The maximum power dissipation of the AD683 is 660mW. The AD681 has an acquisition time of 900ns and a maximum power dissipation of 240mW. All other operating features are equivalent with both having on-board hold capacitors. The AD681 and the AD683 have identical pinouts.

The performance of the AD681/AD683 makes it ideal for 12- and 14-bit data acquisition systems. The droop rate of the AD681/AD683 is typically 0.01 μ V/ μ s. An aperture jitter of only 20ps allows full-scale frequencies up to 1.9MHz to be sampled.

The AD681/AD683 can be configured with a user-defined feedback network to provide any desired gain in the sample mode. The output impedance is sufficiently low in the hold mode to maintain output accuracy under the dynamic loading conditions of a successive approximation A/D converter. The sample/hold control signal is compatible with TTL and CMOS.

The devices are available in "A" and "S" grades. The "A" is specified for the -40°C to $+85^{\circ}\text{C}$ industrial temperature range, and the "S" is specified for the extended -55°C to $+125^{\circ}\text{C}$ temperature range. The "S" grade is available with 883B processing. All versions are available in a 14-pin cerdip package.

PRODUCT HIGHLIGHTS

1. The low droop rate (0.01 μ V/ μ s) allows long hold times without sacrificing accuracy.
2. The output noise is extremely low with a typical value of 35 μ V rms (to 10MHz) in the sample mode and 100 μ V rms (to 36MHz) in the hold mode.
3. The AD681/AD683 is recommended for use with 10-, 12- and 14-bit successive approximation A/D converters. It is the first choice for high-speed converters like the AD674 and the AD7572.
4. The AD681/AD683 can source 35mA and has output short circuit protection.

SPECIFICATIONS (typical @ 25°C and $V_S = \pm 12V$ and $\pm 15V$ unless otherwise specified)


PARAMETER	AD681A	AD681S	AD683A	AD683S	Units
SAMPLE/HOLD CHARACTERISTICS					
Acquisition Time (T_{min} to T_{max})					
10V Step to 0.01%	900	900	500	500	ns max
20V Step to 0.01%	1000	1000	600	600	ns max
10V step to 0.003%	1000	1000	600	600	ns max
Aperture Delay	2.5	*	*	*	ns
Aperture Jitter	20	*	*	*	ps
Droop Rate	0.01	*	*	*	$\mu V/\mu s$
Hold Step Error	0.5	*	*	*	mV
Hold Mode Settling Time (to 0.01%)	80	*	*	*	ns
Feedthrough ($f_{in} = 100kHz$)	-100	*	*	*	dB
TRANSFER CHARACTERISTICS					
Open Loop Gain	140	*	*	*	dB
Unity Gain Crossover	10	*	*	*	MHz
Full Power Bandwidth	1.6	*	*	*	MHz
Common-Mode Rejection ($V_{CM} = \pm 10V$) ¹	100	*	*	*	dB
Slew Rate	130	*	*	*	V/ μs
Overshoot	10	*	*	*	%
Rise Time	20	*	*	*	ns
OUTPUT CHARACTERISTICS					
Output Current	± 35	*	*	*	mA max
Output Resistance					
Hold	10^{-4}	*	*	*	Ω
Sample	10^{-6}	*	*	*	Ω
Output Noise					
Sample (dc to 10MHz)	35	*	*	*	μV rms
Hold (dc to 36MHz)	100	*	*	*	μV rms
ANALOG CHARACTERISTICS¹					
Offset Voltage	1	*	*	*	mV
Offset Voltage Temp Coefficient	1	*	*	*	$\mu V/^\circ C$
Bias Current	700	*	*	*	nA
Offset Current	35	*	*	*	nA
Input Capacitance	3	*	*	*	pF
Input Resistance	10	*	*	*	M Ω
Input Voltage Differential	± 20	*	*	*	V max
DIGITAL INPUT CHARACTERISTICS					
(T_{min} to T_{max})					
Input Voltage High, V_{IH}	2.0	*	*	*	V min
Input Voltage Low, V_{IL}	0.8	*	*	*	V max
Input Current ($V_{IN} = 0V$)	25	*	*	*	μA max
Input Current ($V_{IN} = 5V$)	1	*	*	*	μA max
POWER SUPPLY CHARACTERISTICS					
Positive Supply Current (T_{min} to T_{max})	9	10	24	27	mA max
Negative Supply Current (T_{min} to T_{max})	9	10	24	27	mA max
Power Supply Rejection					
$V_{CC} = +12V (\pm 10\%)$ or $+15V (\pm 10\%)$	100	*	*	*	dB
$V_{EE} = -12V (\pm 10\%)$ or $-15V (\pm 10\%)$	100	*	*	*	dB
Power Consumption ($\pm V_S = \pm 15V$)	270	300	720	810	mW max
PACKAGE OPTION²					
Cerdip (Q-14)	AD681AQ	AD681SQ	AD683AQ	AD683SQ	

NOTES

*Same as AD681A

¹Maximum input step is the minimum supply voltage being used minus a headroom voltage of 3V

²See Section 13 for package outline information.



NC = NO CONNECT

Figure 1. Pinout




Figure 2. Sample/hold Characteristics

ABSOLUTE MAXIMUM RATINGS¹

Supplies (V_{CC}, V_{EE})	±18V
Analog Inputs	± V_S
Logic Input	± V_S
Analog Common to Digital Common	±1V
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering)	+300°C
Output Short Circuit to Ground	Indefinite
Power Dissipation	960mW

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied.




Figure 3. Connection Diagram, Gain = 1

DEFINITIONS OF SPECIFICATIONS

(see Figure 2)

SAMPLE-TO-HOLD-TRANSITION

Aperture Delay:

Aperture delay is the time required for the sample-and-hold amplifier to switch from sample to hold. The effect of aperture delay can be eliminated as an error source by advancing the hold command with respect to the input signal.

Aperture Jitter:

Aperture jitter is the variation in aperture delay for successive samples. The error which results from this variation is directly related to the dV/dT of the analog input.

In a system where a time-varying signal is being digitized, the maximum signal frequency can be calculated from the jitter and the resolution of the N-bit converter being used. The formula is:

$$F_{\max} = \frac{2^{-(N+1)}}{\pi(\text{aperture jitter})}$$

Using this formula, we can derive the maximum input frequency of the AD681/AD683 in an application using a 12-bit A/D converter with a 10V full scale and a maximum error of 1/2LSB:

$$F_{\max} = \frac{2^{-(12+1)}}{\pi (20 \text{ ps})} = 1.94 \text{ MHz}$$

Hold Step Error:

Hold step error is an output shift or step caused by charge injection into the hold capacitor as the device is switched from sample to hold. This error is also referred to as "sample-to-hold offset" or "pedestal."

HOLD MODE

Droop Rate:

Droop rate is the constant drift of the output per unit of time. It is the direct result of leakage from the hold capacitor. The main contributors to the droop rate are switch leakage and the bias current of the integrating amplifier.

Feedthrough:

Feedthrough is an attenuated version of the input signal which appears at the output. This error is created mainly by capacitive coupling of the switch and is particularly important when the sample and hold follows an analog multiplexer that switches among many different channels.

HOLD-TO-SAMPLE TRANSITION

Acquisition Time:

Acquisition time is the length of time which the sample-and-hold must remain in sample mode in order for the hold capacitor to acquire a full-scale input to a given accuracy. It is made up of the delay time of the switch in addition to the small signal settling time of the input amplifier.

GROUNDING

Data acquisition components often have two or more ground pins (analog/digital) which are not connected together within the device. The grounds must be tied together at a single point to eliminate voltage drops between the individual component grounds and the system grounding point.

The connection in Figure 3 shows the AD681/AD683 connected in a gain of +1. Separate ground lines should be connected to the power and signal grounds (analog and digital), to eliminate the problem of voltage drops along these points. Each ground should be terminated at the system grounding point.

HTC-0300A


FEATURES

Aperture Jitter of 50ps
 Input Range $\pm 10V$
 Output Current $\pm 50mA$
 Max Droop Rate $5\mu V/\mu s$
 Max 200ns Acquisition Time (0.01%; 10V Step)

APPLICATIONS

Data Acquisition Systems
 Peak Measurement Systems
 Simultaneous Sample & Hold
 Analog Delay

HTC-0300A FUNCTIONAL BLOCK DIAGRAM



NOTES: WHEN APPLYING HOLD COMMAND TO PIN 11, CONNECT HOLD COMMAND (PIN 12) TO GROUND.
 WHEN APPLYING HOLD COMMAND TO PIN 12, CONNECT HOLD COMMAND (PIN 11) TO +5V.

GENERAL DESCRIPTION

The HTC-0300A is a hybrid microcircuit track-and-hold amplifier useful in a wide range of signal processing applications, including waveform measurements, analog signal delay, and signal sampling.

The unit has a typical aperture jitter of only 50 picoseconds rms; wide dynamic input range of ± 10 volts; and laser-trimmed gain and offset which preclude a need for external adjustments. Its speed and precision are the result of innovative design techniques using a high-speed op amp and DMOSFET switches. These techniques also enhance device performance in feedthrough rejection, linearity, harmonic distortion, droop rate, and output voltage swing.

ORDERING INFORMATION

For a case temperature range of $-25^{\circ}C$ to $+85^{\circ}C$, order the HTC-0300A; it is packaged in a 24-pin hermetically-sealed ceramic DIP.

A military case temperature range of $-55^{\circ}C$ to $+125^{\circ}C$ is available with the HTC-0300AM, HTC-0300AM/883B, and the HTC-0300ATD/883B. The first two units are housed in 24-pin metal packages, and the latter unit is packaged in a hermetic 24-pin ceramic DIP.

All versions of the HTC-0300A are manufactured in a facility which has been certified to MIL-STD-1772.

SPECIFICATIONS (Typical with nominal supplies, unless otherwise noted)

Parameter ^{1,2} (Conditions)	Sub-Group	Temp.	-25°C to +85°C Temp. HTC-0300A ¹			-55°C to +125°C Temp. HTC-0300AM ATD/883B AM/883B ²			Units
			Min	Typ	Max	Min	Typ	Max	
ANALOG INPUT									
FS = Full Scale = 10V; FSR = Full-Scale Range = 20V									
# Voltage Range		+25°C			± 10			± 10	V
# Overvoltage, No Damage		+25°C			± 15			± 15	V
✓ Input Impedance (V _{IN} = 10V; Pins 11 & 12 = "0")	1, 2, 3	Full	950	1000	1050	950	1000	1050	Ω
# Initial Offset Voltage (V _{IN} = 0V; Pins 11 & 12 = "0")	1	+25°C		± 0.5	± 5.0		± 0.5	± 5.0	mV
DIGITAL INPUT MODE CONTROL (TTL Compatible)									
✓ Logic "0" Input Voltage	1, 2, 3	Full	0.0		0.8	0.0		0.8	V
✓ Logic "0" Input Current	1, 2	+25°C			± 1.0			± 1.0	μA
		+125°C							
# Logic "0" Input Current		-55°C			± 1.0			± 1.0	V
✓ Logic "1" Input Voltage	1, 2, 3	Full	2.0		5.5	2.0		5.5	V
✓ Logic "0" Input Current	1, 2	+25°C/ +125°C			± 1.0			± 1.0	μA
# Logic "0" Input Current		-55°C			± 1.0			± 1.0	μA
ANALOG OUTPUT									
# Voltage		+25°C		± 10			± 10		V
# Current (Not Short Circuit Protected)		+25°C		± 50			± 50		mA
# Impedance		+25°C			0.1	1.0		0.1	1.0
Capacitive Load (See text)		+25°C			250			250	pF
# Noise in Track Mode ³		+25°C							
dc to 100kHz					15			15	μV rms
dc to 1MHz					34			34	μV rms
dc to 5MHz					0.1			0.1	mV rms
DC ACCURACY/STABILITY									
# Gain		+25°C	-1.0			-1.0			V/V
✓ Gain Error	1	+25°C		± 0.05	± 0.1		± 0.05	± 0.1	%
	2, 3	Full						± 0.15	%
# Gain Nonlinearity	1	+25°C		± 0.005	± 0.01		± 0.005	± 0.01	%
	2, 3	Full						± 0.01	%
✓ Gain Temperature Coefficient	2, 3	Full		± 0.5	+ 5		± 0.5	+ 5	ppm FSR/°C
✓ Input Offset									
Temperature Coefficient	2, 3	Full		± 3	± 15		± 3	± 15	ppm FSR/°C
TRACK (SAMPLE) MODE DYNAMICS									
Frequency Response (V _{IN} = 1V p-p; Pins 11 & 12 = "0")									
✓ Small Signal (-3dB) Full Power (-3dB)	4	+25°C	8	16		8	16		MHz
		+25°C		8			8		MHz
✓ Slew Rate (V _{IN} = 10V p-p; Pins 11 & 12 = "0")	4	+25°C	220	300		220	300		V/μs
	5, 6	Full	180	300		180	300		V/μs
# Harmonic Distortion ⁴		+25°C		80			80		dB
TRACK (SAMPLE)-TO-HOLD DYNAMICS									
# Aperture Time		+25°C	4	6	8	4	6	8	ns
Aperture Uncertainty (Jitter)		+25°C		50			50		ps, rms
✓ Pedestal (Offset Step)	4	+25°C		± 2.5	± 20		± 2.5	± 20	mV
✓ Pedestal Temp. Coeff.	5, 6	Full						± 8	ppm FSR/°C
# Pedestal Sensitivity to +5V Supply Changes		+25°C		5			5		mV/V
Switching Transient									
✓ Amplitude	4	+25°C		180	380		180	380	mV p-p
	5, 6	Full		180	380		180	380	mV p-p
✓ Settling Time									
To 0.1%	7	+25°C		40	85		40	85	ns
To 0.1%	8	Full		40	85		40	85	ns
To 0.01%	7	+25°C		60	100		60	100	ns
To 0.01%	8	Full		60	100		60	100	ns
HOLD MODE DYNAMICS									
✓ Droop Rate	4	+25°C		± 0.5	± 5		± 0.5	± 5	μV/μs
	5	+125°C						± 1.8	mV/μs
	6	-55°C						± 5	μV/μs
✓ Feedthrough Rejection (V _{IN} = 20V p-p @ 2.5MHz)	7	+25°C	64	74		64	74		dB
HOLD (SAMPLE)-TO-TRACK DYNAMICS									
✓ Acquisition Time to 0.1% (10V p-p Step)	7	+25°C		100	170		100	170	ns
	8	Full		100	170		100	170	ns
✓ Acquisition Time to 0.01% (10V p-p Step)	7	+25°C		160	200		160	200	ns
	8	Full		160	200		160	200	ns
Acquisition Time to 0.1% (20V p-p Step)		+25°C		110			110		ns

PIN DESIGNATIONS (As viewed from bottom)

PIN	FUNCTION	PIN	FUNCTION
24	+15V	1	ANALOG OUTPUT
23	POWER GROUND	2	N/A
22	-15V	3	N/A
21	GROUND	4	N/A
20	N/A	5	N/A
19	N/A	6	N/A
18	N/A	7	N/A
17	N/A	8	N/A
16	N/A	9	+5V
15	INPUT GROUND	10	LOGIC GROUND
14	N/A	11	HOLD COMMAND
13	ANALOG INPUT	12	HOLD COMMAND

Parameter ^{1,2} (Conditions)	Sub-Group	Temp.	-25°C to +85°C Temp. HTC-0300A ¹			-55°C to +125°C Temp. HTC-0300AM ATD/883B AM/883B ²			Units
			Min	Typ	Max	Min	Typ	Max	
POWER REQUIREMENTS									
Supply Voltages									
±V _S		±25°C	±14.25	±15	±15.75	±14.25	±15	±15.75	V
V _{CC} (Logic Supply)		+25°C	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	V
Supply Currents (V _{IN} =0V; Pins 11 & 12="0")									
±V _S	1	+25°C		±21	±25	±21	±25		mA
	2,3	Full		+21	+25	+21	+25		mA
V _{CC} (Logic Supply)	1	+25°C		+4	+5	+4	+5		mA
	2,3	Full		+4	+5	+4	+5		mA
Power Dissipation	1	+25°C		650	775	650	775		mW
	2,3	Full		650	775	650	775		mW
±V _S POWER SUPPLY REJECTION RATIO (PSSR) (V _{IN} =10V; Pins 11 & 12="0")	1	+25°C		±0.3	±0.5	±0.3	±0.5		mV/V
	2,3	Full		±0.3	±0.5	±0.3	±0.5		mV/V
THERMAL RESISTANCE									
Case to Air, θ _{ca} ³				34		34			°C/W
Junction to Case, θ _{jc}				28		28			°C/W
MEAN TIME BETWEEN FAILURES (MTBF)⁶						2.1 × 10 ⁶			Hours
PACKAGE OPTIONS⁷									
DH-24B				HTC-0300A		HTC-0300AM/883B			
M-24A						HTC-0300AM			
						HTC-0300AM/883B			

NOTES

¹ 100% tested (See Notes 1 and 2).

² Specification guaranteed by design; not tested.

³ HTC-0300A parameters preceded by a check (✓) are tested at +25°C ambient temperature; performance is guaranteed over the industrial temperature range (-25°C to +85°C) case temperature.

⁴ HTC-0300AM, ATD/883B, AM/883B parameters preceded by a check (✓) are tested at -55°C case, +25°C ambient, and +125°C case temperatures.

⁵ Noise level increases with increasing duty cycle of Hold Command. Noise figures shown for Track mode are measured with input grounded and filters for frequencies shown on output.

⁶ V_{IN}=20V p-p, 200kHz sine wave; R_L=1kΩ; Mode Control=Track.

⁷ The relationship between the device package and outside environment (θ_{ca}) varies with the application. Value shown is based on measuring case temperature with supply voltages applied to a device installed in a ZIF socket mounted on a standard "EJ" burn-in board.

⁸ MTBF calculated for 883B unit using MIL-HNBK 217D; Ground Fixed; Temperature (Ambient) = +25°C.

⁹ See Section 13 for package outline information.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Supply Voltages

±V _S	±18V
V _{CC}	-0.5, +7V
Storage Temperature	-65°C to +150°C
Junction Temperature	+150°C (A & AM)
Junction Temperature	+165°C (/883B units)
Lead Soldering (10sec)	+300°C
Digital Inputs	-0.5V to V _{CC}
Analog Input	±15V

Explanation of Group A Military Subgroups

- Subgroup 1 - Static tests at +25°C.
- (10% PDA calculated against Subgroup 1 for high-rel versions)
- Subgroup 2 - Static tests at maximum rated temperature.
- Subgroup 3 - Static tests at minimum rated temperature.
- Subgroup 4 - Dynamic tests at +25°C.
- Subgroup 5 - Dynamic tests at maximum rated temperature.
- Subgroup 6 - Dynamic tests at minimum rated temperature.
- Subgroup 7 - Functional tests at +25°C.
- Subgroup 8 - Functional tests at maximum and minimum rated temperatures.
- Subgroup 9 - Switching tests at +25°C.
- Subgroup 10 - Switching tests at maximum rated temperatures.
- Subgroup 11 - Switching tests at minimum rated temperatures.
- Subgroup 12 - Periodically sample tested.

TRACK/HOLD FUNCTION TRUTH TABLE

With logic levels shown at		
HOLD (Pin 11)	HOLD (Pin 12)	Operating Mode of HTC-0300A is
0	0	Track
0	1	Track
1	0	Hold
1	1	Track

APPLICATIONS

Track-and-hold (T/H) amplifiers can be used in a wide variety of ways, but the most common application for these units is to place them ahead of an A/D converter. The combination of a T/H and converter is used when the bandwidth of the signal to be digitized is wider than the converter can handle by itself, i.e., the analog input is changing more than one LSB during the converter's conversion interval.

In applications of this type, the HTC-0300A "freezes" the incoming signal on command to present a nonchanging signal at the input stage of the converter.

The HTC-0300A T/H can reduce the aperture window to 100 picoseconds when used with the appropriate A/D. It can also be used for peak-holding functions, simultaneous sampling A/Ds (when combined with analog multiplexers), and other high-speed analog signal processing applications.

THEORY OF OPERATION

When operated in the "track" mode, the HTC-0300A functions as an operational amplifier with a gain of -1, following all changes in the analog input signal as they occur.

When a TTL-compatible digital logic "1" is applied to the Hold Command input of the T/H, the inverted analog output of the HTC-0300A is "held" at the value which was present at the time of the Hold Command, plus the aperture time. If the change from the "track" mode to the "hold" mode is accomplished via

Pin 11, $\overline{\text{Hold}}$ Command input (Pin 12) must be connected to ground.

For applications which require an inverted Hold Command, this "freezing" of the inverted analog output can be accomplished with a digital "0" applied to the $\overline{\text{Hold}}$ Command (Pin 12) input. In this case, a digital "1" establishes the "track" mode of operation. For these, the Hold Command input (Pin 11) must be connected to +5V.

Refer to Figure 1, the HTC-0300A Track/Hold Waveforms.




Figure 1. Track/Hold Waveforms - HTC-0300A

Two different intervals of time can affect the point on the analog input which is sampled when the T/H is switched from "track" to "hold". There is no major difference in operation whether this change in state is accomplished via the Hold Command or $\overline{\text{Hold}}$ Command; the functioning of the HTC-0300A is essentially the same, with only a slight difference in timing because of an additional logic package in the $\overline{\text{Hold}}$ Command signal path.

The delay interval, aperture time, is a constant and should not be regarded as an error source. The design of the HTC-0300A assures that aperture time is within its spec from unit to unit; and is also repeatable from one "hold" command to the next in any given unit. In this way, aperture time can be compensated with system timing to assure an optimum sampling point.

Aperture uncertainty, or "jitter", is the other interval affecting the held value. It is the result of noise signals which modulate the phase of the hold command and shows up as sample-to-sample variations in the value of the analog signal being "frozen."

As expected, the error resulting from jitter is directly related to the dV/dt of the analog input. If very-high-speed inputs are sampled, any given value of jitter will result in larger errors in the held value at the output as dV/dt increases. See Figure 2.

The high feedthrough rejection of the HTC-0300A in the hold mode is an important characteristic; it precludes errors being introduced during the conversion interval of the digitizer.




Figure 2. HTC-0300A Error Due to Aperture Uncertainty

As shown in Figure 1, droop is the amount the output changes during the hold period; this is the result of loading on the internal hold capacitor. Low droop rates are important in T/H amplifiers to insure they are appropriate for high-resolution digitizing. Excessive droop rates can negate the effectiveness of having converters of 10 or 12 bits or more. Lower-order bits may be in error because of changes in the held value during the conversion cycle, especially for successive-approximation converters.

The return to the "track" mode is accomplished by changing the digital logic level of the hold command; Figure 1 shows the hold command as it would appear at the (Pin 11) Hold Command input.

Acquisition Time is the interval required for the analog output to re-establish accurate tracking of the changing input and remain within a specified error band around its final value. The greater the change in the input value during the hold period, the longer this interval is. Nyquist sampling is the most stringent application.

Transients shown in Figure 1 are "spikes" which occur at the output of the T/H at the beginning and end of each "hold" period because of switching transients within the unit. When a T/H is used at the output of a D/A converter for "deglitching" discontinuities in the output of the converter, these transients occur at the update rate and can be filtered.

SAMPLE-AND-HOLD (S/H) MODE

Although it is generally used in the track-and-hold mode, the HTC-0300A can also be used as a sample-and-hold device. In the S/H mode, the output of the unit is usually in the "hold" mode, but is switched briefly to the "sample" (track) mode.

The width of the the sample pulse applied to the $\overline{\text{Hold}}$ Command input (or, if using inverted logic, the Hold Command input) is determined by (1) the acquisition time of the HTC-0300A, and (2) the desired accuracy of the sampled output. Output accuracy will also be a function of the amount of change which has occurred since the preceding sample.

This latter phenomenon is illustrated in Figure 3. Note the analog input has changed drastically between the first and second hold commands. There is a considerably smaller change between the third and fourth pulses; as a consequence, movement in the held value of the output is correspondingly smaller.




Figure 3. Sample/Hold Operation

Figure 4 illustrates settling accuracy versus acquisition time; closer accuracies require more time. The relationship approaches an asymptotic curve and is not a linear function.

The HTC-0300A is a "closed loop" T/H and is suitable for most applications requiring a track-and-hold for update rates up to 5–10MHz. (Note: 5MHz conversion rates are only a guide and are based on system acquisition time, not logic speed. Higher rates are possible with trade-offs in acquisition time.)




Figure 4. Settling Accuracy vs. Acquisition Time

For optimum performance, the HTC-0300A must have external bypass capacitors connected to the power supply pins close to the device. Electrolytic capacitors of 10 – 22 μ F and ceramic capacitors of 0.01 – 0.1 μ F on each supply will enhance performance of the unit.

Output loading has some restrictions. To avoid oscillations, limit capacitive loads to 250pF; the recommended resistive loading is 500 Ω . Acquisition and settling times are relatively unaffected by capacitive loads up to 50pF and resistive loads down to 250 Ω .

A massive ground plane, careful component layout, and physically separating digital and analog signals as much as possible are also among the multitude of items which can affect the operation of circuits that include the HTC-0300A T/H.

Cross coupling of analog and digital signals is often a major problem at high frequencies. Relatively low levels of ground plane noise can "mask" lower-order bits when the HTC-0300A is used in high-resolution digitizing. The user must exercise care in electrical and mechanical design to assure satisfactory performance.


FEATURES

Aperture Jitter of 2ps rms
Acquisition Time 10ns
Output Current $\pm 40\text{mA}$
Slew Rate $300\text{V}/\mu\text{s}$

APPLICATIONS

Data Acquisition Systems
Radar Systems
Instrumentation Systems
Medical Electronics

HTS-0010 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Analog Devices HTS-0010 Track-and-Hold is another example of Analog's continuing efforts to advance the state of the art in high-speed circuits.

The HTS-0010 adds breadth to a line of devices which offers designers the industry's widest range of track-and-hold and sample-and-hold units.

Its pinouts are similar to its predecessor HTS-0025 Track-and-Hold, but it provides enhanced performance in many of the characteristics established by that device. Two pins which are unused on the HTS-0025 are used on the HTS-0010, but with those exceptions, the two devices have identical pin assignments. This plug-in compatibility gives designers remarkable flexibility

in selecting those parameters which are optimum for their applications.

The HTS-0010 Track-and-Hold (T/H) uses many of the proven design concepts which have made the HTS-0025 T/H the standard of comparison for high-speed circuits of this type. A dc-coupled Schottky diode bridge is driven by a high impedance buffer amplifier and followed by a low impedance output amplifier to achieve the best possible combination of speed and drive capabilities.

All models of the HTS-0010 are housed in a standard 24-pin metal DIP. The unit operating over a temperature range of 0 to +70°C is HTS-0010KD; the unit for a range of -55°C to +100°C is HTS-0010SD.

SPECIFICATIONS (typical @ +25°C and nominal power supplies unless otherwise noted)

	Units	HTS-0010KD	HTS-0010SD
ANALOG INPUT			
Voltage Range			
For Rated Performance	V p-p	2	*
Maximum Without Damage	V	± 3	*
Impedance	Ω	10 ⁵	*
Capacitance	pF max	7	*
Bias Current	μA max	20	*
DIGITAL INPUT (ECL Compatible)			
Mode Control			
Hold Command Input			
"0" = Track	V	-1.5 to -1.8	*
"1" = Hold	V	-0.8 to -1.1	*
ANALOG OUTPUT			
Current (Not Short Circuit Protected)	mA max	± 40	*
Impedance	Ω (max)	9 (12)	*
Noise in Track Mode			
@ 5.0MHz Bandwidth	μV rms (max)	20 (40)	*
DC ACCURACY/STABILITY (FS = Full Scale)			
Gain (No Load) ¹	V/V (min)	0.96 (0.93)	*
Gain Nonlinearity; 2V FS Input	% max	0.1	*
Gain Nonlinearity; 1V FS Input	% max	0.01	*
Gain Temperature Coefficient	ppm/°C (max)	30 (40)	30 (50)
Initial Offset Voltage	mV (max)	± 2 (± 5)	*
Offset vs. Temperature	μV/°C (max)	125 (175)	*
TRACK (SAMPLE) MODE DYNAMICS			
Frequency Response			
Full Power Bandwidth	MHz min	40	*
Small Signal (-3dB) Bandwidth	MHz min	60	*
Slew Rate	V/μs (min)	300 (250)	*
Harmonic Distortion (Track Mode;			
4MHz, 2V p-p Input)			
R _L = 1kΩ	dB max	-68	*
R _L = 500Ω	dB max	-65	*
R _L = 200Ω	dB max	-64	*
R _L = 75Ω	dB max	-50	*
TRACK (SAMPLE)-TO-HOLD SWITCHING			
Effective Aperture Delay Time ²	ns (max)	-2 (± 1)	*
Aperture Uncertainty (Jitter)	ps (rms)max	2	*
Offset Step (Pedestal)	mV (max)	± 2 (± 10)	*
Sensitivity to Temperature	μV/°C max	50	250 ³
Sensitivity to -5.2V	mV/V max	10	*
Switch Delay Time	ns	1.5	*
Switching Transient			
Amplitude	mV (max)	± 15 (30)	*
Settling to ± 5mV	ns (max)	5 (14)	*
HOLD MODE DYNAMICS			
Droop Rate	mV/μs max	0.1	*
Variation with Temperature ⁴			Doubles/10°C Change
Feedthrough Rejection			
(2V p-p Input)			
@ 1MHz	dB min	62	*
@ 10MHz	dB min	52	*
HOLD-TO-TRACK (SAMPLE) DYNAMICS⁵			
Acquisition Time (1V Step)			
to ± 1%	ns (max)	10 (16)	*
to ± 0.1%	ns (max)	14 (19)	*
Acquisition Time (2V Step)			
to ± 1%	ns (max)	13 (16)	*
to ± 0.1%	ns (max)	16 (22)	*
Switch Delay Time	ns	1.5	*

	Units	HTS-0010KD	HTS-0010SD
POWER REQUIREMENTS			
V+ (+15V ± 0.5V)	mA max	36	*
V- (-15V ± 0.5V)	mA max	48	*
V _{CC} + (+5.0V ± 0.25)	mA max	22	*
V _{CC} - (-5.0V ± 0.25) ⁶	mA max	25	*
V _{EE} (-5.2V ± 0.25) ⁶	mA max	45	*
Power Dissipation	W max	1.73	*
Power Supply Rejection Ratio ⁷ (dc to 10kHz)	mV/V max	10	*
TEMPERATURE RANGE			
Operating (Case)	°C	0 to +70	-55 to +100
Storage	°C	-55 to +125	*
THERMAL RESISTANCE⁸			
Junction to Air, θ _{JA} (Free Air)	°C/W	42	*
Junction to Case, θ _{JC}	°C/W	12	*
MTBF⁹			
Mean Time Between Failures	Hours		6.83 × 10 ⁵
PACKAGE OPTION¹⁰			
M-24A		HTS-0010KD	HTS-0010SD

NOTES

$$^1 \text{Gain} = \frac{R_L \times 0.96}{R_L + 9}$$

²Effective Aperture Delay Time is delay between Hold strobe and held value of analog output, referenced to analog input (see text).

³Pedestal temperature variation on HTS-0010SD is same as HTS-0010KD below +70°C, but increases between +70°C and +100°C.

⁴Droop rate never exceeds 3mV/μs at +70°C, nor 10mV/μs at +100°C.

⁵For acquisition time measurements, R_L = 200Ω; C_L = 3pF.

⁶V_{CC} - may be tied to V_{EE} with adequate bypass capacitors (see text).

⁷Variations in V- (-15V) have greater effect on unit performance than variations in other supplies; PSRR shown is for V-.

⁸Maximum junction temperature is +150°C.

⁹Calculated using MIL-IHBK 217; Ground; Fixed; † 70°C case temperature.

¹⁰See Section 13 for package outline information.

*Specifications same as HTS-0010KD.

Specifications subject to change without notice.

PIN DESIGNATIONS

PIN	FUNCTION
1	V _{CC} + (+5V)
2	V _{CC} - (-5V)
3	V- (-15V)
4	V _{EE} (-5.2V)
5	HOLD COMMAND
6	DIGITAL GROUND
7	POWER GROUND
8	V+ (+15V)
9	V _{CC} + (+5V)
10	V _{CC} - (-5V)
11	POWER GROUND
12	V- (-15V)
13	ANALOG INPUT
14	N/A
15	N/A
16	N/A
17	N/A
18	ANALOG GROUND
19	ANALOG GROUND
20	AUXILIARY HOLD
21	POWER GROUND
22	V+ (+15V)
23	N/A
24	ANALOG OUTPUT

POWER GROUND (PINS 7, 11 AND 21), ANALOG GROUND (PINS 18 AND 19), AND DIGITAL GROUND (PIN 6) MUST BE CONNECTED TOGETHER AND TO A LOW-IMPEDANCE GROUND FOR PROPER OPERATION. MAKE CONNECTIONS AS CLOSE TO DEVICE AS POSSIBLE. HYBRID CASE IS CONNECTED TO ANALOG GROUND INTERNALLY.

Applications

One of the main uses for track-and-hold (T/H) units is ahead of analog-to-digital (A/D) converters to allow digitizing signals with bandwidths higher than the A/D can handle by itself. The use of an appropriate T/H allows the converter to become a true "Nyquist converter", i.e., capable of digitizing analog signals whose maximum bandwidth is one-half the encoding rate.

The characteristics of the HTS-0010 T/H make it useful in multiple other applications beside this "standard" use of devices of this kind. It can be used in sample and hold circuits, peak holding applications, simultaneous sampling A/Ds (with appropriate analog multiplexing), and for many other data processing needs.

Refer to Figure 1, HTS-0010 Interconnection Diagram.




Figure 1. HTS-0010 Interconnection Diagram

Bypass capacitors are used internally on all power supply leads on the HTS-0010 track-and-hold. External bypassing of all power supplies with 0.01 μ F-0.1 μ F ceramics will help performance. In addition, electrolytic capacitors of 10-22 microfarads on each supply will also enhance the HTS-0010's operation

A massive ground plane, careful component layout, and physically separating analog and digital signals are among the other considerations which can have major effects in improving the high-speed characteristics of the HTS-0010 track-and-hold.

As shown in Figure 1, supply voltages must be applied to all pins for which they are designated. In addition, it is extremely important to connect all grounds together, and to a solid, low-impedance ground plane. These connections must be made as close to the hybrid as physically possible.

Five different voltages are shown for powering the HTS-0010. These are the voltages which are used in final test and calibration and are the recommended voltages for best performance, but minor variations from these recommendations are possible.

For best performance, the amplifier supplies, V_{CC-} and V_{CC+} should be equal and opposite, as shown. If desired, the ECL logic supply ($V_{EE} = -5.2V$) can be used also for V_{CC-} , to eliminate the need for a separate power supply voltage. If it is, bypass capacitors should be used at each supply pin to decrease the possibility of logic switching noise introducing extraneous signals.

TRACK-AND-HOLD MODE

When operated in the "track" mode, the HTS-0010 T/H functions as a buffer amplifier, following all changes in analog input as they occur. The user selects the point at which digitizing is to

be done by applying an external ECL-compatible HOLD COMMAND to Pin 5.

Refer to Figure 2, Track/Hold Waveforms.




Figure 2. Track/Hold Waveforms

A varying, ideal analog input is shown at the top of Figure 2 for purposes of illustrating the response of the HTS-0010 to various types of inputs. This method of presentation helps show some of the critical, and often misleading, parameters of high-speed track-and-hold devices.

During the track mode, the unit operates as a high-speed buffer amplifier, with the output following input changes as they occur. In this mode, the response of the HTS-0010 is limited primarily by the slew rate characteristics of the device. As a result, the analog output is a faithful reproduction of the input as long as the highest frequency component of the input signal does not exceed the bandwidth of the unit.

The analog output shown on the bottom of Figure 2 tracks the input until a HOLD COMMAND is applied to Pin 5. When this pulse arrives, the sample bridge of the HTS-0010 disconnects the hold capacitor from the input. The short, but finite, interval required for this action is called aperture time.

Two other delay intervals combine with aperture time. One is delay in the hold command caused by propagation delay in the bridge driver; for purposes of discussion, this is a digital delay (t_d) because it is the time required for logic switching to occur. The other is propagation delay through the input buffer amplifier, which is an analog delay (t_a) because it affects the analog input signal being applied to the hold capacitor (see HTS-0010 Block Diagram).

Each of these three components is critical in the design of track-and-hold circuits, but the user needs to be concerned only with their combined overall effect. The combination is specified here as Effective Aperture Delay Time and is defined as the interval between the leading edge of the hold command and that instant when the input signal is equal to the held value.

Basically, effective aperture delay time is a measure of the difference between the analog and digital delay ($t_d - t_a$) and can assume a zero, positive, or negative value depending upon the comparative lengths of the two delays. In the HTS-0010, the analog delay (t_a) is greater than the switching delay (t_d), and causes the unit to hold an input voltage which occurred before the hold command because the hold capacitor sees a delayed version of the input signal.

The specification for Effective Aperture Delay Time is a more useful measurement for assessing T/H performance than is the measurement of only aperture time because it includes all three

of the components which have an effect on how quickly the device can make the change from the track mode to the hold mode.

The time intervals discussed above help explain what happens when the HTS-0010 makes the change from the track mode to the hold mode. In normal operation, however, they become academic discussions since most users of the T/H are more interested in when the held value has reached its steady state.

Aperture uncertainty or "jitter," is the result of noise signals of various kinds which modulate the phase of the hold command. This jitter shows up as a sample-to-sample variation in the value of the analog signal which is being "frozen."

Aperture uncertainty manifests itself as an aperture error, as shown in Figure 2. The amplitude of the error is related to the dV/dt of the analog input. For any given value of aperture uncertainty, aperture error will increase as the input dV/dt increases.

The design characteristics of the HTS-0010 insure that effective aperture delay time is within its specification from unit to unit; and is also repeatable from one "hold" command to the next within any unit. Therefore, it should not be regarded as an error source the way aperture uncertainty is. Effective aperture delay time can be compensated with system timing which correctly establishes the beginning of the hold period.

Referring again to Figure 2, a switching transient appears in the analog output as a result of this transition from "track" to "hold." The Specifications table includes the maximum amplitude and duration of this transient; and also includes information on the switch delay time which precedes it. The held output is settled to within 1mV 6-15ns after the leading edge of the hold signal.

Feedthrough rejection is a measure of the amount of leakage from input to output during the hold interval after the HTS-0010 has settled to its specified accuracy. High feedthrough rejection is important because it assures no errors will be introduced during the conversion interval of the converter used at the output of the T/H.

In the illustration, V_{FT} is the small amount of "ripple" voltage on the held value of analog output. The ratio of output feedthrough to input signal is measured in dB and is equal to:

$$20 \log \left[\frac{V_{FT} P-P}{V_{IN} P-P} \right]$$

As shown, droop is that amount of change in the analog output which occurs during the hold interval. Improving (lessening) the droop rate can be accomplished by adding capacitance in parallel with the internal hold capacitor, but at the expense of slowing down the T/H and its ability to handle high-speed signals.

Applications which require longer hold times than the standard HTS-0010 provides may require external capacitance in parallel with the internal hold capacitor. For these, the user can parallel extra capacitance by connecting it between pin 20 and ground. The droop rate will be improved, but the overall speed and bandwidth of the T/H will be reduced. This extra connection should be made close to the hybrid case or it may introduce small amounts of electrical noise.

Switch delay time shown in Figure 2 is the interval between the end of the hold command and the start of movement in the analog output as it begins to retrack the analog input. This delay occurs at both the beginning and the end of the hold

interval and is primarily the result of propagation delay through the output buffer amplifier.

Acquisition time is the time required for the output of the T/H to reacquire and begin tracking accurately the analog input after the T/H has returned to the "track" mode. The acquisition time "clock" starts when the output begins moving and stops when the output has settled to its specified accuracy. As might be expected, longer acquisition times are required for larger signals and/or greater accuracy.

High slew rates are also important during acquisition time, but the desire for speed must be tempered with practical considerations. If the design of the unit achieves only speed without regard for overshoot, the acquisition time will be lengthened. Excessive "ringing" around the signal being acquired precludes applying successive hold commands at MHz update rates.

SAMPLE-AND-HOLD (S/H) MODE

Although generally used in the track-and-hold mode, the HTS-0010 can also be used as a sample-and-hold device for applications where this capability is needed.

The operation of the unit is essentially a "mirror" of the T/H operation, in that the output is usually in the "hold" mode but is switched to the "sample" (track) mode for brief intervals.

The width of the sample pulse which is used will be based on factors which are different for each application. Basically, the user establishes the width of this pulse by taking into account:

1. The acquisition time of the HTS-0010.
2. The desired accuracy of the sampled output.
3. The maximum amount of change which has occurred since the preceding sample.

This latter phenomenon is illustrated in Figure 3 Sample/Hold Operation.




Figure 3. Sample/Hold Operation

When operating as a S/H, the signal applied to the HOLD COMMAND input (Pin 5) is usually a digital logic "1" which holds the HTS-0010 output at the input value present at the time of the sample/hold pulse.

Figure 3 shows asynchronous pulses applied to cause the output to reslew to new values. The trailing edge establishes the sample (track) mode; the leading edge returns the output to "hold".

In Figure 3, the analog input applied to the unit has changed drastically between the first and second sample (track) pulses. Smaller differences in the input values are present at the times of the second and third pulses. These differences in input show

up as differences in the amount of movement of the analog output.

The exceptional acquisition time of the HTS-0010 makes it extremely attractive for sample-and-hold applications because of its ability to acquire new output values quickly. This characteristic of the device allows the use of a narrow sample pulse and an inherently faster sample rate, limited only by the factors enumerated earlier.

Refer to Figure 4 Settling Accuracy vs. Acquisition Time.




Figure 4. Settling Accuracy vs. Acquisition Time

This graph illustrates that closer accuracies require correspondingly longer amounts of time to acquire the signal. As shown, the accuracy/time relationship approaches an asymptotic curve, as opposed to being a linear function.

Another point to consider in Figure 4 is the output change which is illustrated is for a 1V change. If the output is required to change less than one volt (as it is between the second and third pulses in Figure 3, for example), the amount of time required to acquire the new value will be less than that which is shown.

When using the HTS-0010 or any other high-speed track-and-hold in the real world of data acquisition for fast-changing signals, the line between the device operating as a T/H or a S/H tends to "blur."

The designer using it as a T/H ahead of an A/D converter will generally vary the amount of "hold" time to obtain optimum operation for his particular application. When that performance is achieved, the HTS-0010 may, in the strictest sense of the

word, be operating as a sample-and-hold. But it is useful to regard the two modes of operation separately when discussing the theory of operation of the unit.

DIFFERENCES: HTS-0010 VS. HTS-0025

As noted earlier, pin designations for the HTS-0010 T/H are similar to the predecessor HTS-0025 T/H. Two pins not used on the HTS-0025 are used for HTS-0010 functions, and attempts to use it as a "drop-in" replacement for the HTS-0025 need to take this into account.

Pins 20 and 21 on the HTS-0010 are used for auxiliary hold and power ground, respectively. These pins are not used on the HTS-0025 because that unit does not have a capability for accepting external capacitance in parallel with the hold capacitor; nor does it have as many ground connections. If circuits using the HTS-0025 are using those pin locations as tie points, it may preclude the possibility of substituting a model HTS-0010 unit in the circuit.

Current drive on the HTS-0010 is slightly less than it is on the HTS-0025 ($\pm 40\text{mA}$ vs. $\pm 50\text{mA}$) but 3dB bandwidth is higher (60MHz vs. 30MHz).

The user of the HTS-0010 can reasonably expect higher speeds because of improvements in aperture uncertainty (5ps rms vs. 20ps rms); switching transient amplitude (15mV vs. 30mV); and acquisition time (10ns vs. 20ns for 1% settling). Noise levels in the track mode are also improved (40 μV vs. 0.1mV maximum).

Voltage supplies for the internal amplifiers (V_{CC+} and V_{CC-}) have a wider range on the HTS-0025 than they do on the HTS-0010 but V_{CC-} can be connected to V_{EE} if desired, as explained elsewhere in the data sheet.

ORDERING INFORMATION

All versions of the HTS-0010 track/hold are housed in 24-pin metal dual in-line hybrid packages. For commercial applications operating over a temperature range of 0 to +70°C, specify model HTS-0010KD. For a temperature range of -55°C to +100°C, specify model HTS-0010SD. A temperature range of -55°C to +100°C and processing to MIL-STD-883, Method 5008, are available in the model HTS-0010SD/883.

Mating individual pin sockets are available from AMP. Knockout end type are part number 6-330808-0; open end type are 6-330808-3.


FEATURES

Aperture Jitter of 20ps
 Acquisition Time 25ns
 Output Current $\pm 50\text{mA}$
 Slew Rate 250V/ μs

APPLICATIONS

Data Acquisition Systems
 Radar Systems
 Instrumentation Systems
 Medical Electronics
 High Resolution Displays

HTS-0025 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Analog Devices HTS-0025 Track-and-Hold is another in Analog's range of track-and-hold (T/H) amplifiers useable in a variety of high-speed circuits. The HTS-0025 is part of a line of devices which offers designers the industry's widest range of track-and-hold and sample-and-hold units.

Design concepts used in the HTS-0025 T/H have made it the standard of comparison for high-speed circuits of this type. A dc-coupled Schottky diode bridge is driven by a high-impedance buffer amplifier and followed by a low impedance output amplifier. This achieves the best possible combination of speed and drive capabilities.

The pinouts of the HTS-0025 are similar to the HTS-0010 Track-and-Hold, so designers can select either the HTS-0025 or HTS-0010 for their particular applications. This kind of flexibility makes it possible to choose those parameters which are optimum for each application.

All models of the HTS-0025 are housed in a standard 24-pin metal DIP. The unit operating over a temperature range of 0 to +70°C is HTS-0025; the unit for a range of -55°C to +100°C is HTS-0025M.

SPECIFICATIONS

(typical @ +25°C and nominal power supplies unless otherwise noted)

	Units	HTS-0025	HTS-0025M
ANALOG INPUT			
Voltage Range			
For Rated Performance	V p-p	2	*
Maximum Without Damage	V	±4	*
Impedance	Ω	10 ¹⁰	*
Capacitance	pF max	7	*
Bias Current	nA max	15	*
DIGITAL INPUT (ECL Compatible)			
Mode Control			
Hold Command Input			
"0" = Track	V	-1.5 to -1.8	*
"1" = Hold ¹	V	-0.8 to -1.1	*
ANALOG OUTPUT			
Current (Not Short Circuit Protected)	mA max	±50	*
Impedance	Ω(max)	3(10)	*
Noise in Track Mode (α 5.0MHz Bandwidth)	mV rms max	0.1	*
DC ACCURACY/STABILITY (FS = Full Scale)			
Gain (No Load)	V/V (min)	0.95(0.92)	*
Gain Nonlinearity; 2V FS Input	% max	0.1	*
Gain Nonlinearity; 1V FS Input	% max	0.01	*
Gain Temperature Coefficient	ppm/°C (max)	30(40)	*
Output Offset Voltage (Track Mode)	mV (max)	±5 (±20)	*
vs. Temperature	μV/°C (max)	100(150)	200(300)
TRACK (SAMPLE) MODE DYNAMICS			
Frequency Response			
Full Power Bandwidth	MHz min	20	15
Small Signal (-3dB) Bandwidth	MHz min	30	20
Slew Rate	V/μs (min)	250(140)	250(120)
Harmonic Distortion (Track Mode; 4MHz, 2V p-p Input)			
R _L = 1kΩ	dB max	-68	*
R _L = 500Ω	dB max	-65	*
R _L = 200Ω	dB max	-64	*
R _L = 75Ω	dB max	-50	*
TRACK (SAMPLE)-TO-HOLD SWITCHING			
Effective Aperture Delay Time ²	ns	5	*
Aperture Uncertainty (Jitter)	ps (rms) max	20	*
Offset Step (Pedestal)	mV (max)	±5 (±20)	*
Sensitivity to Temperature	μV/°C max	100	150 ³
Sensitivity to -5.2V	mV/V max	30	*
Switch Delay Time	ns	5	*
Switching Transient			
Amplitude	mV (max)	20(25)	*
Settling to 5mV	ns (max)	20(30)	*
HOLD MODE DYNAMICS			
Droop Rate	mV/μs (max)	0.2(0.8)	*
Variation with Temperature		Doubles/10°C Change	
Feedthrough Rejection (2V p-p Input)			
(α 1MHz)	dB min	70	*
(α 10MHz)	dB min	65	*
HOLD-TO-TRACK (SAMPLE) DYNAMICS⁴			
Acquisition Time (1V Step)			
to ±1%	ns (max)	20(30)	20(40)
to ±0.1%	ns (max)	25(35)	25(40)
Acquisition Time (2V Step)			
to ±1%	ns (max)	25(35)	25(40)
to ±0.1%	ns (max)	30(40)	30(45)
Switch Delay Time	ns	1.5	*
POWER REQUIREMENTS			
V+ (+15V ±0.5V)	mA max	45	*
V- (-15V ±0.5V)	mA max	45	*
V _{CC+} (+5.0V to +15.5V) ⁵	mA max	15	*
V _{CC-} (-5.0V to -15.5V) ⁵	mA max	15	*
V _{BE} (-5.2V ±0.25) ⁵	mA max	40	*
Power Dissipation ⁶	W max	2.3	*
Power Supply Rejection Ratio ⁷ (dc to 10kHz)	mV/V max	18	*
TEMPERATURE RANGE			
Operating (Case)	°C	0 to +70	-55 to +100
Storage	°C	-55 to +125	*
THERMAL RESISTANCE⁸			
Junction to Air, θ _{ja} (Free Air)	°C/W	42	*
Junction to Case, θ _{jc}	°C/W	12	*
MTBF⁹			
Mean Time Between Failures	Hours		3.45 × 10 ⁵
PACKAGE OPTION¹⁰			
M-24A		HTS-0025	HTS-0025M

POWER SEQUENCE FOR HTS-0025 T/H

1. V_{CC+} and V_{CC-} must be applied simultaneously with, or ahead of, V+ and V- 15-volt supplies.
2. If V_{CC+} and V_{CC-} are present, either V+ or V- can be applied first.
3. Output goes to V_{CC+} if V+ is applied first in presence of V_{CC+} and V_{CC-}.
4. Output goes to V_{CC-} if V- is applied first in presence of V_{CC+} and V_{CC-}.

NOTES

¹One ECL 10k Gate, no resistor; requires 1kΩ to -5.2V

²Effective Aperture Delay Time is delay between Hold strobe and held value of analog output, referenced to analog input (see text).

³Pedestal temperature variation on HTS-0025M is same as HTS-0025 below +70°C, but increases between +70°C and +100°C.

⁴For acquisition time measurements, R_L = 200Ω; C_L = 13pF.

⁵V_{CC+} may be tied to V+; V_{CC-} may be tied to V- or V_{BE} with adequate bypass capacitors (see text).

⁶Maximum power shown based on V_{CC+} = V+; V_{CC-} = V-; Power is reduced to 2.0W maximum with V_{CC+} = +5V and V_{CC-} = -5V.

⁷Variations in V- (-15V) have greater effect on unit performance than variations in other supplies; PSRR shown is for V-.

⁸Maximum junction temperature is +150°C.

⁹Calculated using MIL-HNBK 217.

¹⁰See Section 13 for package outline information.

*Specifications same as HTS-0025.

Specifications subject to change without notice.

PIN DESIGNATIONS

PIN	FUNCTION
1	V_{CC+} (+5V TO +15.5V)
2	V_{CC-} (-5V TO -15.5V)
3	$V-$ (-15V)
4	V_{EE} (-5.2V)
5	HOLD COMMAND
6	DIGITAL GROUND
7	POWER GROUND
8	$V+$ (+15V)
9	V_{CC+} (+5V TO +15.5V)
10	V_{CC-} (-5V TO -15.5V)
11	POWER GROUND
12	$V-$ (-15V)
13	ANALOG INPUT
14	N/A
15	N/A
16	N/A
17	N/A
18	ANALOG GROUND
19	ANALOG GROUND
20	N/A
21	N/A
22	$V+$ (+15V)
23	N/A
24	ANALOG OUTPUT

POWER GROUND (PINS 7 AND 11), ANALOG GROUND (PINS 18 AND 19), AND DIGITAL GROUND (PIN 6) MUST BE CONNECTED TOGETHER AND TO A LOW-IMPEDANCE GROUND FOR PROPER OPERATION. MAKE CONNECTIONS AS CLOSE TO DEVICE AS POSSIBLE. HYBRID CASE IS CONNECTED TO ANALOG GROUND INTERNALLY.

Applications

One of the main uses for Track-and-Hold (T/H) units is ahead of analog-to-digital (A/D) converters to allow digitizing signals with bandwidths higher than the A/D can handle by itself. The use of an appropriate T/H allows the converter to become a true "Nyquist converter", i.e., capable of digitizing analog signals whose maximum bandwidth is one-half the encoding rate.

The characteristics of the HTS-0025 T/H make it useful in multiple other applications besides this "standard" use of devices of this kind. It can be used in sample and hold circuits, peak holding applications, simultaneous sampling A/Ds (with appropriate analog multiplexing), and for many other data processing needs.

Refer to Figure 1, HTS-0025 Interconnection Diagram.




Figure 1. HTS-0025 Interconnection Diagram

Bypass capacitors are used internally on all power supply leads on the HTS-0025 Track-and-Hold. External bypassing of all power supplies with 0.01 μ F–0.1 μ F ceramics will help performance. In addition, electrolytic capacitors of 10–22 microfarads on each supply will also enhance the HTS-0025's operation.

A massive ground plane, careful component layout, and physically separating analog and digital signals are among the other considerations which can have major effects in improving the high-speed characteristics of the HTS-0025 Track-and-Hold.

As shown, supply voltages must be applied to all pins for which they are designated; it is extremely important to connect all grounds together, and to a solid, low-impedance ground plane as close to the hybrid as physically possible.

The five different voltages shown are the voltages used in final test and calibration, and are the recommended voltages for best performance; minor variations are possible.

For best performance, amplifier supplies, V_{CC-} and V_{CC+} should be equal and opposite. The ECL logic supply ($V_{EE} = -5.2V$) can be used also for V_{CC-} ; if it is, bypass capacitors should be used at each supply pin to decrease the possibility of logic switching noise introducing extraneous signals.

TRACK-AND-HOLD MODE

When operated in the "track" mode, the HTS-0025 T/H functions as a buffer amplifier, following all changes in analog input as they occur. The user selects the point at which digitizing is to be done by applying an external ECL-compatible HOLD COMMAND to Pin 5.

Refer to Figure 2, Track/Hold Waveforms.




Figure 2. Track/Hold Waveforms

A varying, ideal analog input is shown at the top of Figure 2 for purposes of illustrating the response of the HTS-0025 to various types of inputs. This method of presentation shows many of the critical, and sometimes confusing, parameters of high-speed track-and-hold devices.

In the track mode, the response of the HTS-0025 is limited primarily by the slew rate characteristics of the device. As a result, the analog output is a faithful reproduction of the input as long as the highest frequency component of the input signal does not exceed the bandwidth of the unit.

The analog output shown on the bottom of Figure 2 tracks the input until a HOLD COMMAND is applied to Pin 5. When this pulse arrives, the sample bridge of the HTS-0025 disconnects the hold capacitor from the input. The short, but finite, interval required for this action is called aperture time (t_{sa}).

Other delay intervals combine with aperture time. One is delay

in the hold command caused by propagation delay in the bridge driver; for purposes of discussion, this is a digital delay because it is the time required for logic switching to occur. Another is propagation delay through the input buffer amplifier, which is an analog delay because it affects the analog input signal being applied to the hold capacitor (see HTS-0025 Block Diagram).

Each of these three components is critical in the design of track-and-hold circuits, but user concern is limited only to their combined effect. The combination is specified here as Effective Aperture Delay Time and is defined as the interval between the leading edge of the hold command and that instant when the input signal is equal to the held value.

Additional details on the timing intervals in T/H circuits are shown in Figure 3.

The model T/H shown at the top of Figure 3 contains the basic elements of the HTS-0025, shown in their simplest form. The lower portion of the figure calls out multiple intervals of incremental time involved in switching from "track" to "hold" but no attempt is made to assign numerical values to them. Their definitions are intended solely to help understand the theory of T/H operation.

Effective aperture delay time (t_e) is digital delay plus averaging of the switch delay, minus analog delay. Depending on the comparative lengths of these combined delays, the value of t_e can be zero, positive, or negative.

The specification for Effective Aperture Delay Time is a more useful measurement for assessing T/H performance than aperture time because it includes all three of the components which have an effect on how quickly the device can make the change from the track mode to the hold mode.

In normal operation, these time intervals become academic discussions since users of the T/H are more interested in when the held value has reached its steady state.




Figure 3. T/H Timing Intervals

The waveforms in Figure 3 are idealized and based on an analog input which has a constant dV/dt . Other phenomena which are involved, such as transients, "jitter," etc. are illustrated in Figure 2.

Aperture uncertainty, or "jitter," is the result of noise signals of various kinds which modulate the phase of the hold command. This jitter shows up as a sample-to-sample variation in the value of the analog signal which is being "frozen".

Aperture uncertainty manifests itself as an aperture error, as shown in Figure 2. The amplitude of the error is related to the dV/dt of the analog input. For any given value of aperture uncertainty, aperture error will increase as the input dV/dt increases.

The design of the HTS-0025 insures that effective aperture delay time is within its specification from unit to unit; and is also repeatable from one "hold" command to the next within any unit. Therefore, it should not be regarded as an error source the way aperture uncertainty is. Effective aperture delay time can be compensated with system timing which correctly establishes the beginning of the hold period.

A switching transient appears in the analog output as a result of the transition from "track" to "hold." The Specifications table includes the maximum amplitude and duration of this transient; and also includes information on the switch delay time which precedes it. The held output is settled to within 5mV 20-25ns after the leading edge of the hold signal.

Feedthrough rejection is a measure of the amount of leakage from input to output during the hold interval after the HTS-0025 has settled to its specified accuracy. High feedthrough rejection is important because it assures no errors will be introduced during the conversion interval of the converter used at the output of the T/H.

In the illustration, V_{FT} is the small amount of "ripple" voltage on the held value of analog output. The ratio of output feedthrough to input signal is measured in dB and is equal to:

$$20 \log \left[\frac{V_{FT} P-P}{V_{IN} P-P} \right]$$

As shown, droop is that amount of change in the analog output which occurs during the hold interval.

Switch delay time shown in Figure 2 is the interval between the edges of the hold command and the start of movements in the analog output. This delay occurs at both the beginning and the end of the hold interval and is primarily the result of propagation delay through the output buffer amplifier.

Acquisition time is the time required for the output of the T/H to reacquire and begin accurate tracking of the analog input after the T/H has returned to the "track" mode. The acquisition time "clock" starts when the output begins moving and stops when the output has settled to its specified accuracy. As might be expected, longer acquisition times are required for larger signals and/or greater accuracy.

High slew rates are also important during acquisition time, but the desire for speed must be tempered with practical consider-

ations. If the design of the unit achieves only speed without regard for overshoot, the acquisition time will be lengthened. Excessive "ringing" around the signal being acquired precludes applying successive hold commands at MHz update rates.

SAMPLE-AND-HOLD (S/H) MODE

Although generally used in the track-and-hold mode, the HTS-0025 can also be used as a sample-and-hold device for applications where this capability is needed.

The operation of the unit is essentially a "mirror" of the T/H operation, in that the output is usually in the "hold" mode but is switched to the "sample" (track) mode for brief intervals.

The width of the sample pulse which is used will be based on factors which are different for each application. Basically, the user establishes the width of this pulse by taking into account:

1. The acquisition time of the HTS-0025.
2. The desired accuracy of the sampled output.
3. The maximum amount of change which has occurred since the preceding sample.

This latter phenomenon is illustrated in Figure 4 Sample/Hold Operation.




Figure 4. Sample/Hold Operation

When operating as a S/H, the signal applied to the HOLD COMMAND input (Pin 5) is usually a digital logic "1" which holds the HTS-0025 output at the input value present at the time of the sample/hold pulse.

Figure 4 shows asynchronous pulses applied to cause the output to reslew to new values. The trailing edge establishes the sample (track) mode; the leading edge returns the output to "hold".

In Figure 4, the analog input applied to the unit has changed drastically between the first and second sample (track) pulses. Smaller differences in the input values are present at the times of the second and third pulses. These differences in input show up as differences in the amount of movement of the analog output.

The acquisition time of the HTS-0025 makes it extremely attractive for sample-and-hold applications because of its ability to acquire new output values quickly. This characteristic of the device allows the use of a narrow sample pulse and an inherently faster sample rate, limited only by the factors enumerated earlier.

Refer to Figure 5 Settling Accuracy vs. Acquisition Time.




Figure 5. Settling Accuracy vs. Acquisition Time

This graph illustrates that closer accuracies require correspondingly longer amounts of time to acquire the signal. As shown, the accuracy/time relationship approaches an asymptotic curve, rather than being a linear function.

Another point to consider in Figure 5 is the illustrated output change is for a 1V change. If the output is required to change less than one volt (as it is between the second and third pulses

in Figure 4, for example), the amount of time required to acquire the new value will be less than that shown.

When using the HTS-0025 or any other high-speed track-and-hold in the real world of data acquisition for fast-changing signals, the line between the device operating as a T/H or a S/H tends to “blur.”

The designer using it as a T/H ahead of an A/D converter will generally vary the amount of “hold” time to obtain optimum operation for his particular application. When that performance is achieved, the HTS-0025 may, in the strictest sense of the word, be operating as a sample-and-hold. But it is useful to regard the two modes of operation separately when discussing the theory of operation of the unit.

ORDERING INFORMATION

All versions of the HTS-0025 track/hold are housed in 24-pin metal dual in-line hybrid packages. For commercial applications operating over a temperature range of 0 to +70°C, specify model HTS-0025. For a temperature range of -55°C to +100°C, specify model HTS-0025M. A temperature range of -55°C to +100°C and processing to MIL-STD-883, Method 5008, are available in the model HTS-0025MB.

Mating individual pin sockets are available from AMP. Knockout end type are part number 6-330808-0; open end type are 6-330808-3.

Typical HTS-0025 Operation




Figure 6a. Harmonic Distortion - Track Mode




Figure 6b. Frequency Domain Outputs




Figure 6c. Track/Hold Operation




Figure 6d. Expanded View of Output Signal Showing Switching Transients and Pedestal with dc Input

CMOS Switches & Multiplexers

Contents

	Page
Selection Guide	7 - 2
Orientation	7 - 3
AD7501/7502/7503 – CMOS 4/8 Channel Analog Multiplexers	7 - 5
AD7506/7507 – CMOS 8/16 Channel Analog Multiplexers	7 - 7
AD7510DI/7511DI/7512DI – Dielectrically Isolated CMOS Protected Analog Switches	7 - 9
AD7590DI/7591DI/7592DI – DI CMOS Analog Switches with Data Latches	7 - 13
ADG201A/202A – CMOS Quad SPST Switches	7 - 17
ADG211A/212A – LC ² MOS Quad SPST Switches	7 - 21
ADG221/222 – CMOS Quad SPST Switches	7 - 25
ADG506A/507A – CMOS 8/16 Channel Analog Multiplexers	7 - 29
ADG508A/509A – CMOS 4/8 Channel Analog Multiplexers	7 - 37
ADG526A/527A – CMOS Latched 8/16 Channel Analog Multiplexers	7 - 41
ADG528A/529A – CMOS Latched 4/8 Channel Analog Multiplexers	7 - 49

Selection Guide

CMOS Switches & Multiplexers

SWITCHES

Model	Function	R _{ON} ohms	Page	Notes
AD7510DI/7511DI	Quad SPST	100	7-9	
AD7590DI/7591DI	Quad SPST	90	7-13	w/latch
ADG201A/202A	Quad SPST	90	7-17	
ADG211A/212A	Quad SPST	115	7-21	
ADG221/222	Quad SPST	90	7-25	w/latch
AD7512DI	Dual SPDT	100	7-9	
AD7592DI	Dual SPDT	90	7-13	w/latch

MULTIPLEXERS

Model	Function	R _{ON} ohms	Page	Notes
AD7506	16:1	400	7-7	
ADG506A	16:1	280	7-29	
ADG526A	16:1	280	7-41	w/latch
AD7507	Dual 8:1	400	7-7	
ADG507A	Dual 4:1	280	7-29	
ADG527A	Dual 4:1	280	7-41	w/latch
AD7501	8:1	300	7-5	
AD7503	8:1	300	7-5	
ADG508A	8:1	300	7-37	
ADG528A	8:1	300	7-49	w/latch
AD7502	Dual 4:1	300	7-5	
ADG509A	Dual 4:1	300	7-37	
ADG529A	Dual 4:1	300	7-49	w/latch

Orientation

CMOS Switches & Multiplexers

Analog Devices offers a complete line of monolithic CMOS analog multiplexers and switches, which utilize a high-breakdown CMOS process, in conjunction with a double-layer interconnect for high density. Both 8- and 16-channel multiplexers are available in one-line and two-line (4- and 8-channel differential) versions. The switches are dielectrically isolated duals and quads available in a variety of contact forms. Both direct and inverted logic options are available for the most popular types. The popular AD7510/11/12DI (quad SPST/dual SPDT), which utilize dielectric isolation, are latchup-proof and can withstand overrange to $\pm 25V$ beyond the supplies.

CMOS switches have extremely low quiescent power dissipation, require little drive or supply current while switching and are low in cost. Their R_{ON} is low and is, to a first order, independent of applied voltage; in the off condition, leakage is quite small, both across the gate and to the drive and supply circuits. Most types respond to TTL/DTL as well as CMOS logic.

Definitions for terminal nomenclature used in the data sheets are given below, and a summary of device functions appears on the preceding page. General information on the nature of CMOS, its advantages, its applications and its protection, is to be found in the *Analog CMOS Switches and Multiplexers*, available from Analog Devices upon request.

MULTIPLEXER TERMINOLOGY

R_{ON} :	Ohmic resistance between the output and an addressed input.	C_{OUT} :	Capacitance between the output terminal and ground with all switches open.
R_{ON} vs. Temperature:	R_{ON} drift over the temperature range.	C_{S-OUT} :	Capacitance between any open terminal "S" and the output terminal.
ΔR_{ON} between Switches:	Difference between the R_{ONS} of any two switches.	C_{SS} :	Capacitance between any two "S" terminals.
R_{ON} vs. Temperature between Switches:	Difference between the R_{ON} drifts of any two switches.	$t_{TRANSITION}$:	Delay time when switching from one address state to another.
I_S :	Current at any switch input, S1 through S_N . This is a leakage current when the switch is open.	t_{OPEN} :	"OFF" time of both switches when switching from one address state to another.
I_{OUT} :	Current at the output. This is a leakage current when all switches are open.	$t_{ON}(En)$:	Delay time between the 50% points of the enable input and the switch "ON" condition.
$I_{OUT} - I_S$:	Difference between the current going into terminal "S" and the current going out of terminal "out" when terminal "S" is addressed.	$t_{OFF}(En)$:	Delay time between the 50% points of the enable input and the switch "OFF" condition.
V_{INL} :	Digital threshold voltage for the low state.	V_{DD} :	Most positive voltage supply.
V_{INH} :	Digital threshold voltage for the high state.	V_{SS} :	Most negative voltage supply.
C_S :	Capacitance between any open terminal "S" and ground.	I_{DD} :	Positive supply current.
		I_{SS} :	Negative supply current.

SWITCH TERMINOLOGY

R_{DS} :	Ohmic resistance between terminals D and S.	$C_{DD} (C_{SS})$:	Capacitance between terminals D (S) of any 2 switches. (This will determine the cross coupling between switches vs. frequency.)
$I_D (I_S)$:	Current at terminals D or S. This is a leakage current when the switch is OFF.	t_{ON} :	Delay time between the 50% points of the digital input and switch "ON" condition.
I_{DS} :	Current flowing through the closed switch.	t_{OFF} :	Delay time between the 50% points of the digital input and switch "OFF" condition.
$I_D - I_S$:	Leakage current that flows from the closed switch into the body. (This leakage will show up as the difference between the current I_D going into the switch and the outgoing current I_S .)	V_{INL} :	Threshold voltage for the low state.
$V_D (V_S)$:	Analog voltage on terminal D (S).	V_{INH} :	Threshold voltage for the high state.
$C_S (C_D)$:	Capacitance between terminal S (D) and ground. (This capacitance is specified for the switch open and closed.)	$I_{INL} (I_{INH})$:	Input current of the digital input.
C_{DS} :	Capacitance between terminals D and S. (This will determine the switch isolation over frequency.)	C_{IN} :	Input capacitance to ground of the digital input.
		V_{DD} :	Most positive voltage supply.
		V_{SS} :	Most negative voltage supply.
		I_{DD} :	Positive supply current.
		I_{SS} :	Negative supply current.

AD7501/AD7502/AD7503

FEATURES

DTL/TTL/CMOS Direct Interface

Power Dissipation: 30 μ W

RON: 170 Ω

Standard 16-Pin DIPs and 20-Terminal Surface Mount Packages


GENERAL DESCRIPTION

The AD7501 and AD7503 are monolithic CMOS, 8-channel analog multiplexers which switches one of 8 inputs to a common output depending on the state of three binary address lines and an "enable" input. The AD7503 is identical to the AD7501 except its "enable" logic is inverted. All digital inputs are TTL/DTL and CMOS logic compatible.


The AD7502 is a monolithic CMOS dual 4-channel analog multiplexer. Depending on the state of 2 binary address inputs and an "enable", it switches two output buses to two of 8 inputs.

PIN CONFIGURATIONS


DIP




LCCC




PLCC



AD7501/AD7503 FUNCTIONAL BLOCK DIAGRAM



AD7502 FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION¹

Temperature Range and Package Options²

0 to +70°C	-25°C to +85°C	-55°C to +125°C
Plastic DIP (N-16)	Hermetic (Q-16)	Hermetic (Q-16)
AD7501JN AD7501KN AD7502JN AD7502KN AD7503JN AD7503KN	AD7501JQ AD7501KQ AD7502JQ AD7502KQ AD7503JQ AD7503KQ	AD7501SQ AD7502SQ AD7503SQ
PLCC ³ (P-20A)		LCCC ⁴ (E-20A)
AD7501JP AD7501KP AD7502JP AD7502KP AD7503JP AD7503KP		AD7501SE AD7501SE AD7503SE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

See Analog Devices' 1987 Military Databook for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

TRUTH TABLES

AD7501				
A ₂	A ₁	A ₀	E _N	"ON"
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8
X	X	X	0	None

AD7502			
A ₁	A ₀	E _N	"ON"
0	0	1	1 & 5
0	1	1	2 & 6
1	0	1	3 & 7
1	1	1	4 & 8
X	X	0	None

AD7503				
A ₂	A ₁	A ₀	E _N	"ON"
0	0	0	0	1
0	0	1	0	2
0	1	0	0	3
0	1	1	0	4
1	0	0	0	5
1	0	1	0	6
1	1	0	0	7
1	1	1	0	8
X	X	X	1	None

SPECIFICATIONS (V_{DD} = +15V, V_{SS} = -15V unless otherwise noted)

PARAMETER	VERSION ¹	SWITCH CONDITION	@25°C		OVER SPECIFIED TEMP. RANGE		TEST CONDITIONS	
			AD7501, AD7503	AD7502	AD7501, AD7503	AD7502		
ANALOG SWITCH								
R _{ON}	All	ON	170Ω typ, 300Ω max	*			-10V ≤ V _S ≤ +10V I _S = 1.0mA	
R _{ON} vs. V _S	All	ON	20% typ	*				
R _{ON} vs. Temperature	All	ON	0.5%/°C typ	*			V _S = 0V, I _S = 1.0mA	
ΔR _{ON} Between Switches	All	ON	4% typ	*				
R _{ON} vs. Temperature Between Switches	All	ON	±0.01%/°C	*				
I _S	J, K S	OFF OFF	0.2nA typ, 2nA max 0.5nA max	*		50nA max 50nA max	* *	V _S = -10V, V _{OUT} = +10V and V _S = +10V, V _{OUT} = -10V
I _{OUT}	J, K S	OFF OFF	1nA typ, 10nA max 5nA max	0.6nA typ, 5nA max 3nA max	250nA max 250nA max	125nA max 125nA max		V _S = -10V, V _{OUT} = +10V and V _S = +10V, V _{OUT} = -10V AD7501/02: Enable LOW AD7503: Enable HIGH
I _{OUT} - I _S	J, K S	ON ON	12nA max 5.5nA max	7nA max 3.5nA max	300nA max 300nA max	175nA max 175nA max		V _S = 0
DIGITAL CONTROL								
V _{INL}	All				0.8V max	*		
V _{INH}	J K, S				3.0V min 2.4V min	* *		Note 2
I _{INL} or I _{INH}	All		10nA typ	*				
C _{IN}	All		3pF typ	*				
DYNAMIC CHARACTERISTICS								
t _{ON}	All		0.8μs typ	*				V _{IN} = 0 to +5.0V (See Test Circuit 2)
t _{OFF}	All		0.8μs typ	*				
C _S	All	OFF	5pF typ	*				
C _{OUT}	All	OFF	30pF typ	15pF typ				
C _{S-OUT}	All	OFF	0.5pF typ	*				
C _{SS} Between Any Two Switches	All	OFF	0.5pF typ	*				
POWER SUPPLY								
I _{DD}	All		500μA max	*		500μA max	*	All Digital Inputs Low
I _{SS}	All		500μA max	*		500μA max	*	
I _{DD}	All		800μA max	*		800μA max	*	All Digital Inputs High
I _{SS}	All		800μA max	*		800μA max	*	

NOTES

*Same specifications as AD7501 and AD7503.

¹JN, KN, JP, KP versions specified for 0 to +70°C; JQ, KQ versions for -25°C to +85°C; and SQ, SE versions for -55°C to +125°C.

²A pullup resistor, typically 1-2kΩ is required to make the AD7501J, AD7502J compatible with TTL/DTL levels. The maximum value is determined by the output leakage current of the driver gate when in the high state.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to GND	+17V
V _{SS} to GND	-17V
V Between Any Switch Terminals (see Note 1)	25V
Digital Input Voltage Range	V _{DD} to GND
Overvoltage at V _{OUT} (V _S)	V _{SS} ; V _{DD}
Switch Current (I _S , Continuous One Channel)	20mA
Switch Current (I _S , Surge One Channel)	
1ms Duration, 10% Duty Cycle	35mA
Power Dissipation (Any Package)	
Up to +50°C	1000mW
Derates above +50°C by	10mW/°C
Operating Temperature	
Commercial (JN, KN, JP, KP Versions)	0 to +70°C
Industrial (JD, KD Versions)	-25°C to +85°C
Extended (SD, TD, SE, TE Versions)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.

CAUTION

1. Do not apply voltages higher than V_{DD} and V_{SS} to any other terminal, especially when V_{SS} = V_{DD} = 0V all other pins should be at 0V.
2. The digital control inputs are diode protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




AD7506/AD7507


FEATURES

- R_{ON} : 300 Ω
- Power Dissipation: 1.5mW
- TTL/DTL/CMOS Direct Interface
- Break-Before-Make Switching
- Standard 28-Pin DIPs and 28-Terminal Surface Mount Packages

AD7506 FUNCTIONAL BLOCK DIAGRAM



AD7507 FUNCTIONAL BLOCK DIAGRAM




GENERAL DESCRIPTION

The AD7506 is a monolithic CMOS 16-channel analog multiplexer packaged in either a 28-pin DIP or a 28-terminal surface mount package. It switches a common output to one of 16 inputs, depending on the state of four address lines and an "enable". The AD7507 is identical to the AD7506 except it has two outputs switched to two of 16 inputs depending on three binary address states and an "enable".

PIN CONFIGURATIONS

DIP



ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise noted)

- $V_{DD} - GND$ +17V
- $V_{SS} - GND$ -17V
- V Between Any Switch Terminals (see Note 1) 25V
- Digital Input Voltage Range V_{DD} to GND
- Overvoltage at V_{OUT} (V_S) V_{SS}, V_{DD}
- Switch Current (I_S , Continuous One Channel) 20mA
- Switch Current (I_S , Surge One Channel) 35mA
- 1ms Duration, 10% Duty Cycle 35mA
- Power Dissipation (Any Package)
- Up to $+50^\circ\text{C}$ 1000mW
- Derates above $+50^\circ\text{C}$ by 10mW/ $^\circ\text{C}$
- Operating Temperature
- Commercial (JN, KN, JP, KP Versions) 0 to $+70^\circ\text{C}$
- Industrial (JD, KD Versions) -25°C to $+85^\circ\text{C}$
- Extended (SD, TD, SE, TE Versions) -55°C to $+125^\circ\text{C}$
- Storage Temperature -65°C to $+150^\circ\text{C}$

CAUTION

1. Do not apply voltages higher than V_{DD} and V_{SS} to any other terminal, especially when $V_{SS} = V_{DD} = 0\text{V}$ all other pins should be at 0V.
 2. The digital control inputs are diode protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
- *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PLCC AND LCCC (28-TERMINAL)

See expanded version of data sheet.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



SPECIFICATIONS

($V_{DD} = +15V$, $V_{SS} = -15V$ unless otherwise noted)

PARAMETER	VERSION ¹	SWITCH CONDITION	@ +25°C	OVER SPECIFIED TEMP. RANGE	TEST CONDITIONS
ANALOG SWITCH					
R_{ON}	J, K	ON	300Ω typ, 450Ω max	550Ω max	$V_S = -10V$ to $+10V$, $I_S = 1mA$
	S, T	ON	400Ω max	500Ω max	
	All	ON	15% typ		
R_{ON} vs. V_S	All	ON	0.5%/°C typ		$V_S = 0V$, $I_S = 1mA$
ΔR_{ON} vs. Temperature	All	ON	4% typ		
ΔR_{ON} Between Switches	All	ON	0.05%/°C typ		
R_{ON} vs. Temperature Between Switches	All	ON			$V_S = -10V$, $V_{OUT} = +10V$ and $V_S = +10V$, $V_{OUT} = -10V$ "Enable" Low
I_S (OFF)	J, K	OFF	0.05nA typ, 5nA max	50nA max	
	S, T	OFF	0.05nA typ, 1nA max	50nA max	
I_{OUT} (OFF)	AD7506	J, K	0.3nA typ, 20nA max	500nA max	$V_S = 0$
		S, T	0.3nA typ, 10nA max	500nA max	
	AD7507	J, K	0.3nA typ, 10nA max	250nA max	
		S, T	0.3nA typ, 5nA max	250nA max	
$I_{OUT} - I_S$ (Any Switch ON)	AD7506	J, K	0.3nA typ, 20nA max	500nA max	$V_S = 0$
		S, T	0.3nA typ, 10nA max	500nA max	
	AD7507	J, K	0.3nA typ, 10nA max	250nA max	
		S, T	0.3nA typ, 5nA max	250nA max	
DIGITAL CONTROL					
V_{INL}				0.8V max	Note 2
V_{INH}	J, S			3.0V min	
	K, T			2.4V min	
I_{INL} or I_{INH}	All		10μA max	30μA max	
C_{IN}	All		3pF typ		
DYNAMIC CHARACTERISTICS³					
$t_{TRANSITION}$	J, S		700ns typ		$V_{IN}^2: 0$ to 3.0V
	K, T		700ns typ, 1000ns max		
t_{OPEN}	All		100ns typ		$V_{EN}: 0$ to 3.0V
t_{ON} (En)	J, S		0.8μs typ		
	K, T		1.5μs max		
t_{OFF} (En)	J, S		0.8μs typ		$V_{EN} = 0$, $R_L = 200Ω$, $C_L = 3.0pF$, $V_S = 3.0V$ rms, $f = 50kHz$
	K, T		1μs max		
"OFF" Isolation	All		70dB typ		
C_S	All	OFF	5pF typ		
C_{OUT}	AD7506	All	40pF typ		
	AD7507	All	20pF typ		
C_{S-OUT}	All	OFF	0.5pF typ		
C_{SS} Between Any Two Switches	All	OFF	0.5pF typ		
POWER SUPPLY					
I_{DD}	J, K	OFF	0.05mA typ, 1mA max	2mA max	All Digital Inputs Low
	S, T	OFF	0.05mA typ, 1mA max		
I_{SS}	J, K	OFF	0.05mA typ, 1mA max	2mA max	All Digital Inputs High
	S, T	OFF	0.05mA typ, 1mA max		
I_{DD}	J, K	ON	0.3mA typ, 1mA max	2mA max	All Digital Inputs High
	S, T	ON	0.3mA typ, 1mA max		
I_{SS}	J, K	ON	0.05mA typ, 1mA max	2mA max	All Digital Inputs High
	S, T	ON	0.05mA typ, 1mA max		

NOTES

¹JN, KN, JP and KP versions specified for 0 to +70°C; JD and KD versions for -25°C to +85°C; and SE, TE, SD and TD versions for -55°C to +125°C.

²A pullup resistor, typically 1-2kΩ is required to make the J and S versions compatible with TTL/DTL. The maximum value is determined by the output leakage current of the driver gate when in the high state.

³AC parameters are sample tested to ensure conformance to specifications.

Specifications subject to change without notice.

TRUTH TABLES

A ₃	A ₂	A ₁	A ₀	E _N	"ON"
0	0	0	0	1	1
0	0	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16
X	X	X	X	0	None

A ₂	A ₁	A ₀	E _N	"ON"
0	0	0	1	1 & 9
0	0	1	1	2 & 10
0	1	0	1	3 & 11
0	1	1	1	4 & 12
1	0	0	1	5 & 13
1	0	1	1	6 & 14
1	1	0	1	7 & 15
1	1	1	1	8 & 16
X	X	X	0	None

ORDERING INFORMATION¹

Temperature Range and Package Options²

0 to +70°C	-25°C to +85°C	-55°C to +125°C
Plastic DIP (N-28)	Hermetic (N-28)	Hermetic (D-28)
AD7506JN	AD7506JD	AD7506SD
AD7506KN	AD7501KD	AD7506TD
AD7507JN	AD7507JD	AD7507SD
AD7507KN	AD7507KD	AD7507TD
PLCC³ (P-28A)		LCCC⁴ (E-28A)
AD7506JP		AD7506SE
AD7506KP		AD7506TE
AD7507JP		AD7507SE
AD7507KP		AD7507TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

AD7510DI/AD7511DI/AD7512DI

FEATURES

- Latch-Proof**
- Overtoltage-Proof: $\pm 25V$**
- Low R_{ON} : 75Ω**
- Low Dissipation: 3mW**
- TTL/CMOS Direct Interface**
- Monolithic Dielectrically Isolated CMOS**
- Standard 14/16-pin DIPs and 20-Terminal Surface Mount Packages**

GENERAL DESCRIPTION

The AD7510DI, AD7511DI and AD7512DI are a family of latch-proof dielectrically isolated CMOS switches featuring overvoltage protection up to $\pm 25V$ above the power supplies. These benefits are obtained without sacrificing the low "ON" resistance (75Ω) or low leakage current ($500pA$), the main features of an analog switch.

The AD7510DI and AD7511DI consist of four independent SPST analog switches packaged in either a 16-pin DIP or a 20-terminal surface mount package. They differ only in that the digital control logic is inverted. The AD7512DI has two independent SPDT switches packaged in either a 14-pin DIP or a 20-terminal surface mount package.

Very low power dissipation, overvoltage protection and TTL/CMOS direct interfacing are achieved by combining a unique circuit design and a dielectrically isolated CMOS process. Silicon nitride passivation ensures long term stability while monolithic construction provides reliability.

ORDERING INFORMATION¹

Temperature Range and Package

0 to +70°C	-25°C to +85°C	-55°C to +125°C
Plastic DIP	Hermetic	Hermetic
AD7510DIJN	AD7510DIJQ	AD7510DISQ
AD7510DIKN	AD7510DIKQ	AD7510DITQ
AD7511DIJN	AD7511DIJQ	AD7511DITQ
AD7511DIKN	AD7511DIKQ	AD7512DISQ
AD7512DIJN	AD7512DIJQ	AD7512DITQ
AD7512DIKN	AD7512DIKQ	
PLCC²		LCCC³
AD7510DIJP		AD7510DISE
AD7510DIKPP		AD7511DISE
AD7511DIJP		AD7511DITE
AD7511DIKPP		AD7512DISE
AD7512DIJP		AD7512DITE
AD7512DIKPP		

NOTES


¹To order MIL-STD-883, Class B processed parts, add/883B to part number. See Analog Devices' 1987 Military Product Databook military data sheet.

²PLCC: Plastic Leaded Chip Carrier.

³LCCC: Leadless Ceramic Chip Carrier.

AD7510DI/AD7511DI/AD7512DI FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS

DIP



CONTROL LOGIC


AD7510DI: Switch "ON" for Address "HIGH"

AD7511DI: Switch "ON" for Address "LOW"


AD7512DI: Address "HIGH" makes S1 to Out 1 and S3 to Out 2

PIN CONFIGURATIONS

LCCC



PLCC



SPECIFICATIONS ($V_{DD} = +15V, V_{SS} = -15V$ unless otherwise noted)

COMMERCIAL AND INDUSTRIAL VERSIONS (J, K)

PARAMETER	MODEL	VERSION	+25°C (N, P, Q, E)	0 to +70°C (N, P) -25°C to +85°C (Q)	TEST CONDITIONS
ANALOG SWITCH					
R_{ON}^1	All	J, K	75Ω typ, 100Ω max	175Ω max	$-10V \leq V_D \leq +10V$
R_{ON} vs V_D (V_S)	All	J, K	20% typ		$I_{DS} = 1.0mA$
R_{ON} Drift	All	J, K	+0.5%/°C typ		$V_D = 0, I_{DS} = 1.0mA$
R_{ON} Match	All	J, K	1% typ		
R_{ON} Drift Match	All	J, K	0.01%/°C typ		
I_D (I_S) $_{OFF}^1$	All	J, K	0.5nA typ, 5nA max	500nA max	$V_D = -10V, V_S = +10V$ and $V_D = +10V, V_S = -10V$
I_D (I_S) $_{ON}^1$	All	J, K	10nA max		$V_S = V_D = +10V$ $V_S = V_D = -10V$
I_{OUT}^1	AD7512DI	J, K	15nA max	1500nA max	$V_{S1} = V_{OUT} = \pm 10V, V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V, V_{S1} = \mp 10V$
DIGITAL CONTROL					
V_{INL}^1	All	J, K		0.8V max	
V_{INH}^1	All	J		3.0V min	
	All	K		2.4V min	
C_{IN}	All	J, K	7pF typ		
I_{INH}^1	All	J, K	10nA max		$V_{IN} = V_{DD}$
I_{INL}^1	All	J, K	10nA max		$V_{IN} = 0$
DYNAMIC CHARACTERISTICS					
t_{ON}	AD7510DI	J, K	180ns typ		$V_{IN} = 0$ to +3.0V
	AD7511DI	J, K	350ns typ		
t_{OFF}	AD7510DI	J, K	350ns typ		
	AD7511DI	J, K	180ns typ		
$t_{TRANSITION}$	AD7512DI	J, K	300ns typ		
C_S (C_D) $_{OFF}$	All	J, K	8pF typ		V_D (V_S) = 0V
C_S (C_D) $_{ON}$	All	J, K	17pF typ		
C_{DS} (C_{S-OUT})	All	J, K	1pF typ		
C_{DD} (C_{SS})	All	J, K	0.5pF typ		
C_{OUT}	AD7512DI	J, K	17pF typ		
Q_{INJ}	All	J, K	30pC typ		Measured at S or D terminal. $C_L = 1000pF, V_{IN} = 0$ to 3V, V_D (V_S) = +10V to -10V
POWER SUPPLY					
I_{DD}^1	All	J, K	800μA max	800μA max	All digital inputs = V_{INH}
I_{SS}	All	J, K	800μA max	800μA max	
I_{DI}^1	All	J, K	500μA max	500μA max	All digital inputs = V_{INL}
I_{SS}	All	J, K	500μA max	500μA max	
PACKAGE OPTIONS²					
Plastic (N-14)	AD7512DIJN/KN				
Plastic (N-16)	AD7510DIJN/KN AD7511DIJN/KN				
Cerdip (Q-14)	AD7512DIJQ/KQ				
Cerdip (Q-16)	AD7510DIJQ/KQ AD7511DIJQ/KQ				
PLCC (P-20A)	AD7510DIJJP/KP AD7511DIJJP/KP AD7512DIJJP/KP				

NOTES

¹ 100% tested.

² See Section 13 for package outline information.

Specifications subject to change without notice.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



EXTENDED VERSIONS (S, T)

PARAMETER	MODEL	VERSION	+25°C	-55°C to +125°C	TEST CONDITIONS
ANALOG SWITCH					
R_{ON}^1	All	S, T	100Ω max	175Ω max	$-10V \leq V_D \leq +10V$ $I_{DS} = 1mA$
$I_D (I_S)_{OFF}^1$	All	S, T	3nA max	200nA max	$V_D = -10V, V_S = +10V$ and $V_D = +10V, V_S = -10V$
$I_D (I_S)_{ON}^1$	All	S, T	10		$V_S = V_D = +10V$ and $V_S = V_D = -10V$
I_{OUT}^1	AD7512DI	S, T	9nA max	600nA max	$V_{S1} = V_{OUT} = \pm 10V$ $V_{S2} = +10V$ and $V_{S2} = V_{OUT} = \pm 10V$ $V_{S1} = +10V$
DIGITAL CONTROL					
V_{INL}^1	All	S, T		0.8V max	
$V_{INH}^{1,2}$	AD7510DI	S		2.4V min	
	AD7511DI	T		2.4V min	
	AD7512DI	T		2.4V min	
	AD7511DI	S		3.0V min	
	AD7512DI	S		3.0V min	
I_{INH}^1	All	S, T	10nA max		$V_{IN} = V_{DD}$
I_{INL}^1	All	S, T	10nA max		$V_{IN} = 0$
DYNAMIC CHARACTERISTICS					
t_{ON}^3	AD7510DI	S,	1.0μs max		$V_{IN} = 0$ to +3V
	AD7511DI	S, T	1.0μs max		
t_{OFF}^3	AD7510DI	S, T	1.0μs max		
	AD7511DI	S, T	1.0μs max		
$t_{TRANSITION}^3$	AD7512DI	S, T	1.0μs max		
POWER SUPPLY					
I_{DD1}^1	All	S, T		800μA max	All digital inputs = V_{INH}
I_{SS}^1	All	S, T		800μA max	
I_{DD1}^1	All	S, T		500μA max	All digital inputs = V_{INL}
I_{SS}^1	All	S, T		500μA max	
PACKAGE OPTIONS⁴					
Cerdip (Q-14)	AD7510DISQ				
Cerdip (Q-16)	AD7511DISQ/TQ				
	AD7512DISQ/TQ				
LCCC (E-20A)	AD7510DISE				
	AD7511DISE/TE				
	AD7512DISE/TE				

NOTES

¹ 100% tested.

² A pullup resistor, typically 1-2kΩ is required to make AD7511DISQ and AD7512DISQ TTL compatible.

³ Guaranteed, not production tested.

⁴ See Section 13 for package outline information.

Specifications subject to change without notice.


ABSOLUTE MAXIMUM RATINGS*

V_{DD} to GND	+17V
V_{SS} to GND	-17V
Overvoltage at $V_D (V_S)$	
(1 second surge)	$V_{DD} + 25V$ or $V_{SS} - 25V$
(Continuous)	$V_{DD} + 20V$ or $V_{SS} - 20V$
Switch Current (I_{DS} , Continuous)	50mA
Switch Current (I_{DS} , Surge)	
1ms Duration, 10% Duty Cycle	150mA
Digital Input Voltage Range	0V to $V_{DD} + 0.3V$
Power Dissipation (Any Package)	


Up to +75°C	450mW
Derates above +75°C by	6mW/°C
Lead Temperature (Soldering, 10sec)	+300°C
Storage Temperature	-65°C to +150°C
Operating Temperature	
Commercial (JN, KN, JP, KP Versions)	0 to +70°C
Industrial (JQ, KQ Versions)	-25°C to +85°C
Extended (SQ, TQ, SE, TE Versions)	-55°C to +125°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Typical Performance Characteristics




R_{ON} as a Function of V_D (V_S)




$t_{TRANSITION}$ as a Function of Digital Input Voltage




R_{ON} as a Function of V_D (V_S)



t_{ON} , t_{OFF} as a Function of Temperature



I_S , ($I_{D/OFF}$) vs V_S



$t_{TRANSITION}$ as a Function of Temperature

AD7590DI/AD7591DI/AD7592DI

FEATURES

- SCR Latch-Proof
- Overvoltage-Proof: $\pm 25V$
- Low R_{ON} : $60\Omega_{typ}$
- Buffered Switch Logic
- TTL, CMOS Compatible
- Monolithic Dielectrically-Isolated CMOS
- Pin Compatible with AD7510DI Series
- Standard 14/16-Pin DIPs and 20-Terminal Surface Mount Packages

GENERAL DESCRIPTION

The AD7590DI, AD7591DI and AD7592DI are a family of protected (latch-proof) dielectrically isolated CMOS switches featuring overvoltage protection up to $\pm 25V$ above the power supplies. Microprocessor interfacing is facilitated by the provision of on-chip data latches.

The AD7590DI and AD7591DI consist of four independent SPST analog switches packaged in either a 16-pin DIP or a 20-terminal surface mount package. They differ only in that the switch control logic is inverted. The AD7592DI has two independent SPDT switches packaged in either a 14-pin DIP or a 20-terminal surface mount package.


ORDERING INFORMATION¹

Temperature Range and Package Options ²		
0 to +70°C	-25°C to +85°C	-55°C to +125°C
Plastic DIP ³	Hermetic ⁴	Hermetic ⁴
AD7590DIKN	AD7590DIBQ	AD7590DITQ
AD7591DIKN	AD7591DIBQ	AD7591DITQ
AD7592DIKN	AD7592DIBQ	AD7592DITQ
PLCC ⁵ (P-20A)		LCCC ⁶ (E-20A)
AD7590DIKP		AD7590DITE
AD7591DIKP		AD7591DITE
AD7592DIKP		AD7592DITE

NOTES

- To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet.
- See Section 13 for package outline information.
- For AD7590DIKN and AD7591DIKN package outline N-16; for AD7592DIKN package outline N-14.
- For AD7590DIBQ/TQ and AD7591DIBQ/TQ package outline Q-16; for AD7592DIBQ/TQ package outline D-14.
- PLCC: Plastic Leaded Chip Carrier.
- LCCC: Leadless Ceramic Chip Carrier.

AD7590DI/AD7591DI/AD7592DI FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS FOR DIP



CONTROL LOGIC (\overline{WR} HELD LOW)


AD7590DI: Switch "ON" for Address "HIGH"

AD7591DI: Switch "ON" for Address "LOW"


AD7592DI: Address "HIGH" makes S1 to Out 1 and S3 to Out 2

PIN CONFIGURATIONS

LCCC



PLCC



SPECIFICATIONS ($V_{DD} = 15V, V_{SS} = -15V$ unless otherwise noted)

Parameter	Model	$T_A = +25^\circ C$ All Versions ¹	K, B Versions	T Version	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range	All	± 10	± 10	± 10	Volts	
R_{ON}^2	All	60			Ω typ	$-10V \leq V_S \leq +10V, I_{DS} = 1mA$;
	All	90	120	150	Ω max	Test Circuit 1
R_{ON} Match ³	All	2			Ω typ	$V_S = 0, I_{DS} = 1mA$
R_{ON} Match Drift ³	All	0.01			$\Omega/^\circ C$ typ	$V_S = 0, I_{DS} = 1mA$
I_D OFF ²	AD7590DI	0.5			nA typ	Test Circuit 2
	AD7591DI	5	50	200	nA max	
I_S OFF ²	All	0.5			nA typ	Test Circuits 2 & 3
		5	50	200	nA max	
$I_D (I_S)$ ON ²	All	0.5			nA typ	Test Circuit 4
		5	50	200	nA max	
I_{OUT}^2	AD7592DI	1			nA typ	Test Circuit 3
		10	100	400	nA max	
$C_S (C_D)$ OFF ⁴	All	10			pF typ	
$C_S (C_D)$ ON ⁴	All	30			pF typ	
$C_{DS} (C_{S-OUT})^4$	All	1			pF typ	
$C_{DD} (C_{SS})^4$	All	0.5			pF typ	
C_{OUT}^4	AD7592DI	40			pF typ	
DIGITAL CONTROL						
V_{INL}^2	All	0.8	0.8	0.8	V max	
V_{INH}^2	All	2.4	2.4	2.4	V min	
C_{IN}^4	All	7	7	7	pF typ	
I_{INL} or $I_{INH}^{2,5}$	All	1	1	1	μA max	$V_{IN} = 0$ or V_{DD}
DYNAMIC CHARACTERISTICS						
t_{ON}^3	AD7590DI	250	380	380	ns max	Test Circuit 5
	AD7591DI	400	500	500	ns max	
t_{OFF}^3	AD7590DI	400	500	500	ns max	Test Circuit 5
	AD7591DI	250	380	380	ns max	
$t_{TRANSITION}^3$	AD7592DI	350	450	450	ns max	Test Circuit 6
Write Pulse-Width (t_{WR}) ³	All	250	300	400	ns min	See Figure 1
Address Setup Time (t_{AS}) ³	All	300	300	400	ns min	See Figure 1
Address Hold Time (t_{AH}) ³	All	20	30	40	ns min	See Figure 1
Off Isolation ⁴ (Analog Input to Analog Output)	All	-85			dB typ	$A, \overline{WR} = 0.8V; V_S = 10V$ (Pk-Pk); $f = 1kHz, R_L = 10k\Omega$
Crosstalk ⁴ (Digital Input to Analog Output)	All	5			mV peak, typ	$R_L = 1M\Omega, C_L = 15pF$; $V_{INH} = 3V, V_{INL} = 0V$; $t_{RISE} = t_{FALL} = 20ns$; \overline{WR} held HIGH
Q_{IN}^4 (Charge Injection)	All	55			pC typ	Test Circuit 7
POWER SUPPLY						
I_{DD}^2	All	1	1.5	2	mA max	Digital Inputs = V_{INL} or V_{INH}
I_{SS}^2	All	1	1	1	mA max	

NOTES

¹Temperature Ranges as follows: K Version; 0 to +70°C
B Version; -25°C to +85°C
T Version; -55°C to +125°C

²100% tested.

³Guaranteed, not production tested.

⁴Typical values for information only, not subject to test.

⁵Inputs are MOS gates typical current less than 10nA.

Specifications subject to change without notice.

TIMING AND CONTROL SEQUENCE





Figure 1. Timing and Control Sequence

TIMING AND CONTROL SEQUENCE

Figure 1 shows the timing sequence for latching the switch address inputs. The latches are level sensitive and, therefore, while \overline{WR} is held low the latches are transparent and the switches respond to the address inputs. The digital inputs are latched on the rising edge of \overline{WR} .

NOTE: All digital input signals rise and fall times measured from 10% to 90% of 3V. $t_R = t_F = 20ns$.



ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to GND	+17V
V _{SS} to GND	-17V
Overvoltage at V _D (V _S), One Switch Only		
(1sec surge)	V _{DD} +25V or V _{SS} -25V
(Continuous)	V _{DD} +20V or V _{SS} -20V
or 20mA, Whichever Occurs First		
Switch Current (I _{DS} , Continuous)	50mA
Switch Current (I _{DS} , Surge)	150mA
1ms Duration, 10% Duty Cycle	150mA
Digital Input Voltage Range	-0.3V to V _{DD} +0.3V

Power Dissipation (Any Package)

Up to +75°C	450mW
Derates above +75°C by	6mW/°C
Storage Temperature	-65°C to +150°C
Operating Temperature		
Commercial (K Version)	0 to +70°C
Industrial (B Version)	-25°C to +85°C
Extended (T Version)	-55°C to +125°C


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.




Typical Performance Characteristics and Test Circuits




R_{ON} AS A FUNCTION OF V_D (V_S) FOR DIFFERENT SUPPLY VOLTAGES


TEST CIRCUIT 1



TEST CIRCUIT 2 (AD7590DI, AD7591DI)




TEST CIRCUIT 3 (AD7592DI ONLY)




Typical Performance Characteristics and Test Circuits Cont'd

TEST CIRCUIT 4





a. AD7590DI, AD7591DI





b. AD7592DI



TEST CIRCUIT 5
SWITCHING TIME OF AD7590DI AND AD7591DI, t_{ON} , t_{OFF}



TEST CIRCUIT 6
SWITCHING TIME OF AD7592DI, $t_{TRANSITION}$



TEST CIRCUIT 7
CHARGE INJECTION




ADG201A/ADG202A

FEATURES

- 44V Supply Maximum Rating
- ±15V Analog Signal Range
- Low R_{ON} (60Ω)
- Low Leakage (0.5nA)
- Low Power Dissipation (33mW)
- TTL/CMOS Compatible
- Superior Second Source:
 - ADG201A Replaces DG201A, HI-201
 - ADG202A Replaces DG202
- Standard 16-Pin DIPs and 20-Terminal Surface Mount Packages

ADG201A/ADG202A FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG201A and ADG202A are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC²MOS process which gives an increased signal handling capability of ±15V. These switches also feature high switching speeds and low R_{ON} .

The ADG201A and ADG202A consist of four SPST switches. They differ only in that the digital control logic is inverted. All devices exhibit break before make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

ORDERING INFORMATION¹

Temperature Range and Package Options ²		
0 to +70°C	-25°C to +85°C	-55°C to +125°C
Plastic DIP (N-16)	Hermetic (Q-16)	Hermetic (Q-16)
ADG201AKN	ADG201ABQ	ADG201ATQ
ADG202AKN	ADG202ABQ	ADG202ATQ
PLCC ³ (P-20A)		LC ⁴ (E-20A)
ADG201AKP		ADG201ATE
ADG202AKP		ADG202ATE

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. See Analog Devices' 1987 Military Products Databook for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LC⁴: Leadless Ceramic Chip Carrier.

PRODUCT HIGHLIGHTS

1. **Extended Signal Range:**
These switches are fabricated on an enhanced LC²MOS process, resulting in high breakdown and an increased analog signal range of ±15V.
2. **Single Supply Operation:**
For applications where the analog signal is unipolar (0V to 15V), the switches can be operated from a single +15V supply.
3. **Low Leakage:**
Leakage currents in the range of 500pA make these switches suitable for high precision circuits. The added feature of Break before Make allows for multiple outputs to be tied together for multiplexer applications while keeping leakage errors to a minimum.

ADG201A IN	ADG202A IN	SWITCH CONDITION
0	1	ON
1	0	OFF

Table I. Truth Table

SPECIFICATIONS

($V_{DD} = +15V$, $V_{SS} = -15V$, unless otherwise noted)




Parameter	K Version		B Version		T Version		Units	Test Conditions
	0 to 25°C	to +70°C	-25°C to 25°C	to +85°C	-55°C to 25°C	to +125°C		
ANALOG SWITCH								
Analog Signal Range	±15	±15	±15	±15	±15	±15	Volts	-10V < V_S < +10V $I_{DS} = 1.0mA$ Test Circuit 1
R_{ON}	60	145	60	145	60	145	Ω typ	
							Ω max	
R_{ON} vs. V_D (V_S)	20		20		20		% typ	$V_S = 0V$, $I_{DS} = 1mA$
R_{ON} Drift	0.5		0.5		0.5		%/°C typ	
R_{ON} Match	5		5		5		% typ	
I_S (OFF)	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
OFF Input Leakage	2	100	2	100	1	100	nA max	
I_D (OFF)	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
OFF Output Leakage	2	100	2	100	1	100	nA max	
I_D (ON)	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; Test Circuit 3
ON Channel Leakage	2	200	2	200	1	200	nA max	
DIGITAL CONTROL								
V_{INH} , Input High Voltage		2.4		2.4		2.4	V min	
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I_{INL} or I_{INH}		1		1		1	μA max	
DYNAMIC CHARACTERISTICS								
t_{OPEN}	30		30		30		ns typ	Test Circuit 4
t_{ON}^1	300		300		300		ns max	
t_{OFF}^1	250		250		250		ns max	
OFF Isolation	80		80		80		dB typ	
Channel-to-Channel Isolation	80		80		80		dB typ	$V_S = 10V(p-p)$; $f = 100kHz$ $R_L = 75\Omega$; Test Circuit 6 Test Circuit 7
C_S (OFF)	5		5		5		pF typ	
C_D (OFF)	5		5		5		pF typ	
C_D, C_S (ON)	16		16		16		pF typ	$R_S = 0\Omega$; $C_L = 1000pF$; $V_S = 0V$ Test Circuit 5
C_{IN} , Digital Input Capacitance	5		5		5		pF typ	
Q_{INJ} , Charge Injection	20		20		20		pC typ	
POWER SUPPLY								
I_{DD}	0.6		0.6		0.6		mA typ	Digital Inputs = V_{INL} or V_{INH}
I_{DD}		2		2		2	mA max	
I_{SS}	0.1		0.1		0.1		mA typ	
I_{SS}		0.2		0.2		0.2	mA max	
Power Dissipation		33		33		33	mW max	

NOTES

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS*

($T_A = 25^\circ\text{C}$ unless otherwise stated)

V_{DD} to V_{SS}	44V
V_{DD} to GND	25V
V_{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	$V_{SS} - 0.3\text{V}$ to $V_{DD} + 0.3\text{V}$
Continuous Current, S or D	30mA
Pulsed Current S or D	
Ims Duration, 10% Duty Cycle	70mA
Digital Inputs ¹	
Voltage at IN	$V_{SS} - 2\text{V}$ to $V_{DD} + 2\text{V}$ or 20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to $+75^\circ\text{C}$	470mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$

Operating Temperature

Commercial (K Version)	0 to $+70^\circ\text{C}$
Industrial (B Version)	-25°C to $+85^\circ\text{C}$
Extended (T Version)	-55°C to $+125^\circ\text{C}$

Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering 10sec)	$+300^\circ\text{C}$

NOTE

¹Overvoltage at IN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:


ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




Typical Performance Characteristics and Test Circuits




R_{ON} as a Function of V_D (V_S)



R_{ON} as a Function of Temperature




Test Circuit 1




Test Circuit 2


Typical Performance Characteristics and Test Circuits Cont'd





Leakage Current as a Function of Temperature





Test Circuit 3



Test Circuit 4




Test Circuit 5. Charge Injection



ADG201A $V_{IN} = 5V$
ADG202A $V_{IN} = 0V$

OFF ISOLATION =
 $20 \times \text{LOG} |V_s/V_o|$

Test Circuit 6. Off Isolation



ADG201A $V_{IN} = 0V$
ADG202A $V_{IN} = 5V$

CHANNEL ISOLATION =
 $20 \times \text{LOG} |V_s/V_o|$

Test Circuit 7. Channel to Channel Isolation

ADG211A/ADG212A
FEATURES

44V Supply Maximum Rating
±15V Analog Signal Range
Low R_{ON} (115Ω max)
Low Leakage (0.5nA typ)
Single Supply Operation Possible
TTL/CMOS Compatible
Superior Second Source:
ADG211A Replaces DG211
ADG212A Replaces DG212
**Standard 16-Pin DIPs and 20-Terminal
PLCC Packages**

GENERAL DESCRIPTION

The ADG211A and ADG212A are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC²MOS process which gives an increased signal handling capability of ±15V. These switches also feature high switching speeds and low R_{ON}.

The ADG211A and ADG212A consist of four SPST switches. They differ only in that the digital control logic is inverted. In multiplexer applications, all switches exhibit break-before-make switching action when driven simultaneously. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.


ORDERING INFORMATION
Temperature Range and Package Options¹

Plastic DIP (N-16) 0 to +70°C	PLCC ² (P-20A) 0 to +70°C
ADG211AKN	ADG211AKP
ADG212AKN	ADG212AKP

NOTES

¹See Section 13 for package outline information.

²PLCC: Plastic Leaded Chip Carrier.

ADG211A/ADG212A FUNCTIONAL BLOCK DIAGRAMS

PRODUCT HIGHLIGHTS

- Extended Signal Range:**
 These switches are fabricated on an enhanced LC²MOS process, resulting in high breakdown and an increased analog signal range of ±15V.
- Single Supply Operation:**
 For applications where the analog signal is unipolar (0V to 15V), the switches can be operated from a single +15V supply.
- Low Leakage:**
 Leakage currents in the range of 500pA make these switches suitable for high precision circuits. The added feature of Break before Make allows for multiple outputs to be tied together for multiplexer applications while keeping leakage errors to a minimum.

ADG211A IN	ADG212A IN	SWITCH CONDITION
0	1	ON
1	0	OFF

Table I. Truth Table



SPECIFICATIONS ($V_{DD} = +15V$, $V_{SS} = -15V$, $V_L = 5V$, unless otherwise noted)

Parameter	ADG211AKN ADG212AKN		Units	Test Conditions
	25°C	+70°C		
ANALOG SWITCH				
Analog Signal Range	± 15	± 15	Volts	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$, Test Circuit 1
R_{ON}	115	175	Ω_{max}	
R_{ON} vs. V_D (V_S)	20		% typ	
R_{ON} Drift	0.5		%/°C typ	
R_{ON} Match	5		% typ	$V_S = 0V$, $I_{DS} = 1mA$
I_S (OFF)	0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
OFF Input Leakage	5	100	nA max	
I_D (OFF)	0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
OFF Output Leakage	5	100	nA max	
I_D (ON)	0.5		nA typ	$V_D = \pm 14V$; Test Circuit 3
ON Channel Leakage	5	200	nA max	
DIGITAL CONTROL				TTL Compatibility is Independent of V_L
V_{INH} , Input High Voltage		2.4	V min	
V_{INL} , Input Low Voltage		0.8	V max	
I_{INL} or I_{INH}		1	μA max	
C_{IN} , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS				Test Circuit 4 Test Circuit 5 $V_S = 10V$ (p-p); $f = 100kHz$ $R_L = 75\Omega$; Test Circuit 6 Test Circuit 7 $R_S = 0\Omega$; $C_L = 1000pF$; $V_S = 0V$ Test Circuit 8
t_{OPEN}^1	30		ns typ	
t_{ON}^1	300		ns typ	
	600		ns max	
t_{OFF}^1	250		ns typ	
	450		ns max	
OFF Isolation	80		dB typ	
Channel-to-Channel Crosstalk	80		dB typ	
C_S (OFF)	5		pF typ	
C_D (OFF)	5		pF typ	
C_S, C_D (ON)	16		pF typ	
Q_{INJ} , Charge Injection	20		pC typ	
POWER SUPPLY				Digital Inputs = V_{INL} or V_{INH}
I_{DD}	0.6		mA typ	
I_{DD}	1		mA max	
I_{SS}	0.1		mA typ	
I_{SS}	0.2		mA max	
I_L	0.9		mA max	

NOTE

¹Sample tested at 25°C to ensure compliance.
 Specifications subject to change without notice.

PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS*

(T_A = 25°C unless otherwise stated)

V _{DD} to V _{SS}	44V
V _{DD} to GND	25V
V _{SS} to GND	-25V
V _L to GND	-0.3V, 25V
Analog Inputs ¹	
Voltage at S, D	V _{SS} - 0.3V to V _{DD} + 0.3V
Continuous Current, S or D	30mA
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle	70mA

Digital Inputs¹

Voltage at IN	V _{SS} - 2V to V _{DD} + 2V or 20mA, Whichever Occurs First
-------------------------	--

Power Dissipation (Any Package)

Up to +75°C	470mW
Operating Temperature	0 to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10sec)	+300°C

NOTE

¹Overvoltage at IN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



Typical Performance Characteristics

The switches can comfortably operate and are TTL compatible anywhere in the 10V to 15V single or dual supply range, with only a slight degradation in performance. The following graphs show some relevant performance curves. The test circuit is given in the following section, "Test Circuits."




Figure 1. R_{ON} as a Function of V_D (V_S): Dual ± 15V Supplies






Figure 2. R_{ON} as a Function of V_D (V_S): Single + 15V Supply


Test Circuits




Test Circuit 1



Test Circuit 2





Test Circuit 3





*BOTH THE BUFFER AND INVERTER SHOULD HAVE THE SAME PROPAGATION DELAY.

Test Circuit 4




Test Circuit 5



ADG211A $V_{IN}=5V$
ADG212A $V_{IN}=0V$

OFF ISOLATION =
 $20 \times \text{LOG} |V_S/V_O|$


Test Circuit 6. Off Isolation




ADG211A $V_{IN}=0V$
ADG212A $V_{IN}=5V$

CHANNEL ISOLATION =
 $20 \times \text{LOG} |V_S/V_O|$

Test Circuit 7. Channel-to-Channel Isolation




Test Circuit 8. Charge Injection



ADG221/ADG222
FEATURES

- 44V Supply Maximum Rating**
- ±15V Analog Signal Range**
- Low R_{ON} (60Ω)**
- Low Leakage (0.5nA)**
- Low Power Dissipation (25.5mW)**
- μP, TTL, CMOS Compatible**
- Superior DG221 Replacement**
- Standard 16-Pin DIPs and 20-Terminal Surface Mount Packages**

ADG221/ADG222 FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADG221 and ADG222 are monolithic CMOS devices comprising four independently selectable switches. On-chip latches facilitate microprocessor interfacing. They are designed on an enhanced LC²MOS process which gives an increased signal handling capability of ±15V. These switches also feature high switching speeds and low R_{ON} .

The ADG221 and ADG222 consist of four SPST switches. They differ only in that the digital control logic is inverted. All devices exhibit break before make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

ORDERING INFORMATION¹
Temperature Range and Package Options²

0 to +70°C	-25°C to +85°C	-55°C to +125°C
Plastic DIP (N-16)	Hermetic (Q-16)	Hermetic (Q-16)
ADG221KN	ADG221BQ	ADG221TQ
ADG222KN	ADG222BQ	ADG222TQ
PLCC ³ (P-20A)		LCCC ⁴ (E-20A)
ADG221KP		ADG221TE
ADG222KP		ADG222TE

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number. See Analog Devices' 1987 Military Product Databook for military data sheets.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

PRODUCT HIGHLIGHTS

1. **Easily Interfaced:**
Digital inputs are latched with a \overline{WR} signal for microprocessor interfacing. A 5V regulated supply is internally generated permitting wider tolerances on the supplies without affecting the TTL digital input switching levels.
2. **Single Supply Operation:**
For applications where the analog signal is unipolar (0V to 15V), the switches can be operated from a single +15V supply.
3. **Low Leakage:**
Leakage currents in the range of 500pA make these switches suitable for high precision circuits. The added feature of Break before Make allows for multiple outputs to be tied together for multiplexer applications while keeping leakage errors to a minimum.

\overline{WR}	ADG221 IN	ADG222 IN	SWITCH CONDITION
0	0	1	ON
0	1	0	OFF
1	X	X	Retains Previous Switch Condition

Table I. Truth Table

SPECIFICATIONS

($V_{DD} = +15V$, $V_{SS} = -15V$, unless otherwise noted)

Parameter	K Version		B Version		T Version		Units	Test Conditions
	25°C	0 to +70°C	25°C	-25°C to +85°C	25°C	-55°C to +125°C		
ANALOG SWITCH								
Analog Signal Range	±15	±15	±15	±15	±15	±15	Volts	-10V < V_S < +10V $I_{DS} = 1.0mA$ Test Circuit 1
R_{ON}	60		60		60		Ω typ	
	90	145	90	145	90	145	Ω max	
R_{ON} vs. V_D (V_S)	20		20		20		% typ	$V_S = 0V$, $I_{DS} = 1mA$
R_{ON} Drift	0.5		0.5		0.5		%/°C typ	
R_{ON} Match	5		5		5		% typ	
I_S (OFF)	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
OFF Input Leakage	2	100	2	100	1	100	nA max	
I_D (OFF)	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2
OFF Output Leakage	2	100	2	100	1	100	nA max	
I_D (ON)	0.5		0.5		0.5		nA typ	$V_D = \pm 14V$; Test Circuit 3
ON Channel Leakage	2	200	2	200	1	200	nA max	
DIGITAL CONTROL								
V_{INH} , Input High Voltage		2.4		2.4		2.4	V min	
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I_{INL} or I_{INH}		1		1		1	μA max	
DYNAMIC CHARACTERISTICS								
t_{OPEN}	30		30		30		ns typ	Test Circuit 4
t_{ON}^1	300		300		300		ns max	
t_{OFF}^1	250		250		250		ns max	
t_w^1 Write Pulse Width		100		100		120	ns min	
t_S^1 Digital Input Setup Time		100		100		120	ns min	See Figure 2
t_H^1 Digital Input Hold Time		20		20		20	ns min	See Figure 2
OFF Isolation	80		80		80		dB typ	$V_S = 10V$ (p-p); $f = 100kHz$ $R_L = 75\Omega$; Test Circuit 6 Test Circuit 7
Channel-to-Channel Isolation	80		80		80		dB typ	
C_S (OFF)	5		5		5		pF typ	
C_D (OFF)	5		5		5		pF typ	$R_S = 0\Omega$; $C_L = 1000pF$; $V_S = 0V$ Test Circuit 5
C_D , C_S (ON)	16		16		16		pF typ	
C_{IN} Digital Input Capacitance	5		5		5		pF typ	
Q_{INJ} Charge Injection	20		20		20		pC typ	
POWER SUPPLY								
I_{DD}	0.6		0.6		0.6		mA typ	Digital Inputs = V_{INL} or V_{INH}
I_{DD}		1.5		1.5		1.5	mA max	
I_{SS}	0.1		0.1		0.1		mA typ	
I_{SS}		0.2		0.2		0.2	mA max	
Power Dissipation		25.5		25.5		25.5	mW max	

NOTE


¹Sample tested at 25°C to ensure compliance.

t_{ON} , t_{OFF} are the same for both IN and WR digital input changes.


Specifications subject to change without notice.

PIN CONFIGURATIONS

DIP




LCSS



NC = NO CONNECT

PLCC



NC = NO CONNECT

ABSOLUTE MAXIMUM RATINGS*
($T_A = 25^\circ\text{C}$ unless otherwise stated)

V_{DD} to V_{SS}	+44V
V_{DD} to GND	+25V
V_{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	$V_{SS} - 0.3\text{V}$ to $V_{DD} + 0.3\text{V}$
Continuous Current, S or D	30mA
Pulsed Current S or D	
Ims Duration, 10% Duty Cycle	70mA
Digital Inputs ¹	
Voltage at IN, $\overline{\text{WR}}$	$V_{SS} - 2\text{V}$ to $V_{DD} + 2\text{V}$ or 20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to $+75^\circ\text{C}$	470mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$
Operating Temperature	
Commercial (K Version)	0 to $+70^\circ\text{C}$
Industrial (B Version)	-25°C to $+85^\circ\text{C}$
Extended (T Version)	-55°C to $+125^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering 10sec)	$+300^\circ\text{C}$

NOTE

¹Overvoltage at IN, $\overline{\text{WR}}$, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION:


ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




Typical Performance Characteristics and Test Circuits




R_{ON} as a Function of $V_D (V_S)$



R_{ON} as a Function of Temperature




Test Circuit 1




Test Circuit 2


Typical Performance Characteristics and Test Circuits Cont'd





Leakage Current as a Function of Temperature





Test Circuit 3




Test Circuit 4



Test Circuit 5. Charge Injection



Test Circuit 6. Off Isolation




Test Circuit 7. Channel to Channel Isolation

ADG506A/ADG507A

FEATURES

44V Supply Maximum Rating
 V_{SS} to V_{DD} Analog Signal Range
Single/Dual Supply Specifications
Wide Supply Ranges (10.8V to 16.5V)
Extended Plastic Temperature Range
 (-40°C to +85°C)
Low Power Dissipation (28mW max)
Low Leakage (20pA typ)
Superior Alternative to:
DG506A, HI-506
DG507A, HI-507

ADG506A/ADG507A FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG506A and ADG507A are CMOS monolithic analog multiplexers with 16 channels and dual 8 channels respectively. The ADG506A switches one of 16 inputs to a common output depending on the state of four binary addresses and an enable input. The ADG507A switches one of 8 differential inputs to a common differential output depending on the state of three binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG506A and ADG507A are designed on an enhanced LC²MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON} .

PRODUCT HIGHLIGHTS

- Single/Dual Supply Specifications with a Wide Tolerance:**
 The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
- Extended Signal Range:**
 The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD} .

- Break-Before-Make Switching:**
 Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
- Low Leakage:**
 Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

7

ORDERING INFORMATION¹

Temperature Range and Package Options²

-40°C to +85°C	-40°C to +85°C	-55°C to +125°C
Plastic DIP (N-28) ADG506AKN ADG507AKN	Hermetic (Q-28) ADG506ABQ ADG507ABQ	Hermetic (Q-28) ADG506ATQ ADG507ATQ
PLCC³ (P-28A) ADG506AKP ADG507AKP		LCCC⁴ (E-28A) ADG506ATE ADG507ATE

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

Dual Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = -10.8V$ to $-16.5V$ unless otherwise noted)

Parameter	ADG506A ADG507A K Version		ADG506A ADG507A B Version		ADG506A ADG507A T Version		Units	Comments
	+25°C	-40°C to +85°C	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
ANALOG SWITCH								
Analog Signal Range	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V min V max	
R_{ON}	280 450 300	600 400	280 450 300	600 400	280 450 300	600	Ω typ Ω max Ω max	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$; Test Circuit 1
R_{ON} Drift	0.6		0.6		0.6	400	%/°C typ	$V_{DD} = 15V(\pm 10\%)$, $V_{SS} = -15V(\pm 10\%)$ $V_{DD} = 15V(\pm 5\%)$, $V_{SS} = -15V(\pm 5\%)$ $-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
R_{ON} Match	5		5		5		% typ	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
I_S (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 2
I_D (OFF), Off Output Leakage	0.04 1	200	0.04 1	200	0.04 1	200	nA typ nA max	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 3
ADG507A	1	100	1	100	1	100	nA max	
I_D (ON), On Channel Leakage	0.04 1	200	0.04 1	200	0.04 1	200	nA typ nA max	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 4
ADG507A	1	100	1	100	1	100	nA max	
I_{DIFF} , Differential Off Output Leakage (ADG507A only)		25		25		25	nA max	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 5.
DIGITAL CONTROL								
V_{INH} , Input High Voltage		2.4		2.4		2.4	V min	
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I_{INL} of I_{INH}		1		1		1	μA max	$V_{IN} = 0$ to V_{DD}
C_{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 6
t_{OPEN}^1	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
$t_{ON}(EN)^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuit 8
$t_{OFF}(EN)^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuit 8
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 7V$ rms, $f = 100kHz$
C_S (OFF)	5		5		5		pF typ	$V_{EN} = 0.8V$
C_D (OFF)							pF typ	$V_{EN} = 0.8V$
ADG506A	44		44		44		pF typ	
ADG507A	22		22		22		pF typ	
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 9
POWER SUPPLY								
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
I_{SS}	20	0.2	20	0.2	20	0.2	μA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10		10		10		mW typ mW max	
		28		28		28		

NOTE

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

Single Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$ unless otherwise noted)

Parameter	ADG506A ADG507A K Version		ADG506A ADG507A B Version		ADG506A ADG507A T Version		Units	Comments
	+25°C	-40°C to +85°C	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
ANALOG SWITCH								
Analog Signal Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V min V max	
R_{ON}	500	1000	500	1000	500	1000	Ω typ Ω max	$0V \leq V_S \leq +10V$, $I_{DS} = 0.5mA$; Test Circuit 1
R_{ON} Drift	0.6		0.6		0.6		%/°C typ	$0V \leq V_S \leq +10V$, $I_{DS} = 0.5mA$
R_{ON} Match	5		5		5		% typ	$0V \leq V_S \leq +10V$, $I_{DS} = 0.5mA$
I_S (OFF), Off Input Leakage	0.02		0.02		0.02		nA typ nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 2
I_D (OFF), Off Output Leakage	0.04		0.04		0.04		nA typ nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 3
ADG506A	1	200	1	200	1	200	nA max	
ADG507A	1	100	1	100	1	100	nA max	
I_D (ON), On Channel Leakage	0.04		0.04		0.04		nA typ nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 4
ADG506A	1	200	1	200	1	200	nA max	
ADG507A	1	100	1	100	1	100	nA max	
I_{DIFF} , Differential Off Output Leakage (ADG507A only)		25		25		25	nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 5
DIGITAL CONTROL								
V_{INH} , Input High Voltage		2.4		2.4		2.4	V min	
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I_{INL} or I_{INH}		1		1		1	μA max	$V_{IN} = 0$ to V_{DD}
C_{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	300		300		300		ns typ ns max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 6
	450	600	450	600	450	600		
t_{OPEN}^1	50		50		50		ns typ ns min	Test Circuit 7
	25	10	25	10	25	10		
$t_{ON}(EN)^1$	250		250		250		ns typ ns max	Test Circuit 8
	450	600	450	600	450	600		
$t_{OFF}(EN)^1$	250		250		250		ns typ ns max	Test Circuit 8
	450	600	450	600	450	600		
OFF Isolation	68		68		68		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 3.5V$ rms, $f = 100kHz$
	50		50		50			$V_{EN} = 0.8V$
C_S (OFF)	5		5		5		pF typ	
C_D (OFF)							pF typ	$V_{EN} = 0.8V$
ADG506A	44		44		44		pF typ	
ADG507A	22		22		22		pF typ	
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 9
POWER SUPPLY								
I_{DD}	0.6		0.6		0.6		mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
		1.5		1.5		1.5		
Power Dissipation	10		10		10		mW typ mW max	
		25		25		25		

NOTE

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

TRUTH TABLES

A3	A2	A1	A0	EN	ON SWITCH
X	X	X	X	0	NONE
0	0	0	0	1	1
0	0	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16

X = Don't Care

ADG506A

A2	A1	A0	EN	ON SWITCH PAIR
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

ADG507A

ABSOLUTE MAXIMUM RATINGS*

(T_A = 25°C unless otherwise noted)

V _{DD} to V _{SS}	44V
V _{DD} to GND	25V
V _{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	V _{SS} -2V to V _{DD} +2V or 20mA, Whichever Occurs First
Continuous Current, S or D	20mA
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle	40mA

Digital Inputs¹

Voltage at A, EN V_{SS} -4V to V_{DD} +4V or 20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to +75°C 470mW
Derates above +75°C by 6mW/°C

Operating Temperature

Commercial (K Version) -40°C to +85°C
Industrial (B Version) -40°C to +85°C
Extended (T Version) -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 10secs) +300°C

NOTE

¹Overvoltage at A, EN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.







*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




PIN CONFIGURATIONS




Typical Performance Characteristics


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5V.




R_{ON} as a Function of $V_D(V_S)$: Dual Supply Voltage, $T_A = +25^\circ\text{C}$




R_{ON} as a Function of $V_D(V_S)$: Single Supply Voltage, $T_A = +25^\circ\text{C}$




Leakage Current as a Function of Temperature
(Note: Leakage Currents Reduce as the Supply Voltages Reduce)



Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^\circ\text{C}$



$t_{TRANSITION}$ vs. Supply Voltage: Dual and Single Supplies, $T_A = +25^\circ\text{C}$
(Note: For V_{DD} and $|V_{SS}| < 10\text{V}$; $V1 = V_{DD}/V_{SS}$, $V2 = V_{SS}/V_{DD}$. See Test Circuit 6)




I_{iD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^\circ\text{C}$


Test Circuits

Note: All Digital Input Signal Rise and Fall Times Measured from 10% to 90% of 3V. $t_R = t_F = 20\text{ns}$.


TEST CIRCUIT 1
 R_{ON}




TEST CIRCUIT 2
 I_S (OFF)




TEST CIRCUIT 3
 I_D (OFF)





TEST CIRCUIT 4
 I_D (ON)



TEST CIRCUIT 5
 I_{DIFF}





TEST CIRCUIT 6
SWITCHING TIME OF MULTIPLEXER, $t_{TRANSITION}$




*SIMILAR CONNECTION FOR AD507A

TEST CIRCUIT 7
BREAK-BEFORE-MAKE DELAY, t_{OPEN}




*SIMILAR CONNECTION FOR AD507A

TEST CIRCUIT 8
ENABLE DELAY, $t_{ON}(EN)$, $t_{OFF}(EN)$



*SIMILAR CONNECTION FOR AD507A

TEST CIRCUIT 9
CHARGE INJECTION




$$Q_{INJ} = CL \times \Delta V_O$$

*SIMILAR CONNECTION FOR AD507A

SINGLE SUPPLY AUTOMOTIVE APPLICATION

The excellent performance of the multiplexers under single supply conditions makes the ADG506A/ADG507A suitable in applications, such as automotive and disc drives, where only positive power supply voltages are normally available. The following application circuit shows the ADG507A connected as an 8-channel differential multiplexer in an automotive, data acquisition application circuit.

The AD7580 is a 10-bit successive approximation ADC which has an on-chip sample-and-hold amplifier and provides a conversion result in 20μs. The ADC has a differential analog inputs and is configured in the application circuit for a span of 2.5V over a common-mode range 0 to +5V. Wider common-mode ranges can be accommodated. See the AD7579/AD7580 data sheet for more details. The complete system operates from +12V (±10%) and +5V supplies. The analog input signals to the ADG507A contain information such as temperature, pressure, speed etc.



ADG507A in a Single Supply Automotive Data Acquisition Application.

TERMINOLOGY


R_{ON}	Ohmic resistance between terminals D and S	$t_{OFF} (EN)$	Delay time between the 50% and 10% points of the digital input and switch "OFF" condition
$R_{ON} Match$	Difference between the R_{ON} of any two channels	$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital inputs and switch "ON" condition when switching from one address state to another
$R_{ON} Drift$	Change in R_{ON} versus temperature		
$I_S (OFF)$	Source terminal leakage current when the switch is off	t_{OPEN}	"OFF" time measured between 50% points of both switches when switching from one address state to another
$I_D (OFF)$	Drain terminal leakage current when the switch is off	V_{INL}	Maximum input voltage for Logic "0"
$I_D (ON)$	Leakage current that flows from the closed switch into the body	V_{INH}	Minimum input voltage for Logic "1"
$V_S (V_D)$	Analog voltage on terminal S or D	$I_{INL} (I_{INH})$	Input current of the digital input
$C_S (OFF)$	Channel input capacitance for "OFF" condition	V_{DD}	Most positive voltage supply
$C_D (OFF)$	Channel output capacitance for "OFF" condition	V_{SS}	Most negative voltage supply
C_{IN}	Digital input capacitance	I_{DD}	Positive supply current
$t_{ON} (EN)$	Delay time between the 50% and 90% points of the digital input and switch "ON" condition	I_{SS}	Negative supply current

ADG508A/ADG509A

FEATURES

- 44V Supply Maximum Rating
- V_{SS} to V_{DD} Analog Signal Range
- Single/Dual Supply Specifications
- Wide Supply Ranges (10.8V to 16.5V)
- Extended Plastic Temperature Range
(-40°C to $+85^{\circ}\text{C}$)
- Low Power Dissipation (28mW max)
- Low Leakage (20pA typ)
- Superior Alternative to:
 DG508A, HI-508
 DG509A, HI-509

ADG508A/ADG509A FUNCTIONAL BLOCK DIAGRAMS



GENERAL DESCRIPTION

The ADG508A and ADG509A are CMOS monolithic analog multiplexers with 8 channels and dual 4 channels respectively. The ADG508A switches one of 8 inputs to a common output depending on the state of three binary addresses and an enable input. The ADG509A switches one of 4 differential inputs to a common differential output depending on the state of two binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG508A and ADG509A are designed on an enhanced LC^2MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON} .

PRODUCT HIGHLIGHTS

1. Single/Dual Supply Specifications with a Wide Tolerance:
The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
2. Extended Signal Range:
The enhanced LC^2MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD} .
3. Break-Before-Make Switching:
Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
4. Low Leakage:
Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

ORDERING INFORMATION¹

Temperature Range and Package Options²

-40°C to $+85^{\circ}\text{C}$	-40°C to $+85^{\circ}\text{C}$	-55°C to $+125^{\circ}\text{C}$
Plastic DIP (N-16) ADG508AKN ADG509AKN	Hermetic (Q-16) ADG508ABQ ADG509ABQ	Hermetic (Q-16) ADG508ATQ ADG509ATQ
PLCC ³ (P-20A) ADG508AKP ADG509AKP		LC ⁴ (E-20A) ADG508ATE ADG509ATE

NOTES

- ¹To order MIL-STD-883, Class B processed parts, add /883B to part number.
Contact your local sales office for military data sheet.
- ²See Section 13 for package outline information.
- ³PLCC: Plastic Leaded Chip Carrier.
- ⁴LC⁴: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

Dual Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = -10.8V$ to $-16.5V$ unless otherwise noted)

Parameter	ADG508A ADG509A K Version		ADG508A ADG509A B Version		ADG508A ADG509A T Version		Units	Comments
	+25°C	-40°C to +85°C	25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
ANALOG SWITCH								
Analog Signal Range	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V min	
	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V max	
R_{ON}	280	280	280	280	280	280	Ω typ	$-10V \leq V_S \leq +10V, I_{DS} = 1mA$
	450	600	450	600	450	600	Ω max	
	300	400	300	400	300	400	Ω max	$V_{DD} = 15V(\pm 10\%), V_{SS} = -15V(\pm 10\%)$
R_{ON} Drift	0.6		0.6		0.6		Ω max	$V_{DD} = 15V(\pm 5\%), V_{SS} = -15V(\pm 5\%)$
R_{ON} Match	5		5		5		%/°C typ	$V_S = 0, I_{DS} = 1mA$
							% typ	$-10V \leq V_S \leq +10V, I_{DS} = 1mA$
I_S (OFF), Off Input Leakage	0.02		0.02		0.02		nA typ	$V_{S1} = \pm 10V, V_D = V_{S2} \text{ to } V_{SN} = \mp 10V$
	1	50	1	50	1	50	nA max	
I_D (OFF), Off Output Leakage	0.04		0.04		0.04		nA typ	$V_{S1} \text{ to } V_{SN} = \pm 10V, V_D = \mp 10V$
ADG508A	1	100	1	100	1	100	nA max	
ADG509A	1	50	1	50	1	50	nA max	
I_D (ON), On Channel Leakage	0.04		0.04		0.04		nA typ	$V_{S2} \text{ to } V_{SN} = \pm 10V, V_D = V_{S1} = \mp 10V$
ADG508A	1	100	1	100	1	100	nA max	
ADG509A	1	50	1	50	1	50	nA max	
I_{DIFF} , Differential Off Output Leakage (ADG509A only)		25		25		25	nA max	$V_{S1A/B} \text{ to } V_{S4A/B} = \pm 10V, V_{DA} = V_{DB} = \mp 10V$
DIGITAL CONTROL								
V_{INH} , Input High Voltage		2.4		2.4		2.4	V min	
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I_{INL} or I_{INH}		1		1		1	μA max	$V_{IN} = 0 \text{ to } V_{DD}$
C_{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	200		200		200		ns typ	$R_L = 1M\Omega, C_L = 35pF$
	300	400	300	400	300	400	ns max	
t_{OPEN}^1	50		50		50		ns typ	$R_L = 1k\Omega, C_L = 35pF$
	25	10	25	10	25	10	ns min	
$t_{ON}(EN)^1$	200		200		200		ns typ	$R_L = 1k\Omega, C_L = 35pF$
	300	400	300	400	300	400	ns max	
$t_{OFF}(EN)^1$	200		200		200		ns typ	$R_L = 1k\Omega, C_L = 35pF$
	300	400	300	400	300	400	ns max	
OFF Isolation	68		68		68		dB typ	$V_{EN} = 0.8V, R_L = 1k\Omega, C_L = 15pF,$
	50		50		50		dB min	$V_S = 7V \text{ rms}, f = 100kHz$
C_S (OFF)	5		5		5		pF typ	$V_{EN} = 0.8V$
C_D (OFF)	22		22		22		pF typ	$V_{EN} = 0.8V$
ADG508A	11		11		11		pF typ	
ADG509A	4		4		4		pC typ	$R_S = 0\Omega, C_L = 1000pF, V_S = 0V$
Q_{INJ} , Charge Injection								
POWER SUPPLY								
I_{DD}	0.6		0.6		0.6		mA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		1.5		1.5		1.5	mA max	
I_{SS}	20		20		20		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		0.2		0.2		0.2	mA max	
Power Dissipation	10		10		10		mW typ	
		28		28		28	mW max	

NOTE

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

Single Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$ unless otherwise noted)

Parameter	ADG508A ADG509A K Version		ADG508A ADG509A B Version		ADG508A ADG509A T Version		Units	Comments
	+25°C	-40°C to +85°C	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
ANALOG SWITCH								
Analogue Signal Range	GND	GND	GND	GND	GND	GND	V min V max	$GND \leq V_S \leq +10V$, $I_{DS} = 0.5mA$
R_{ON}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	Ω typ	
	500	1000	500	1000	500	1000	Ω max	
R_{ON} Drift	0.6		0.6		0.6		%/°C typ	$V_S = 0$, $I_{DS} = 0.5mA$
R_{ON} Match	5		5		5		% typ	$GND \leq V_S \leq +10V$, $I_{DS} = 0.5mA$
I_S (OFF), Off Input Leakage	0.02		0.02		0.02		nA typ nA max	$V_{S1} = +10V/GND$, $V_D = V_{S2} \text{ to } V_{SN} = GND/+10V$
I_D (OFF), Off Output Leakage	0.04		0.04		0.04		nA typ nA max nA max	$V_{S1} \text{ to } V_{SN} = +10V/GND$, $V_D = GND/+10V$
ADG508A	1	100	1	100	1	100		
ADG509A	1	50	1	50	1	50		
I_D (ON), On Channel Leakage	0.04		0.04		0.04		nA typ nA max nA max	$V_{S2} \text{ to } V_{SN} = +10V/GND$, $V_D = V_{S1} = GND/+10V$
ADG508A	1	100	1	100	1	100		
ADG509A	1	50	1	50	1	50		
I_{DIFF} , Differential Off Output Leakage (ADG509A only)		25		25		25	nA max	$V_{S1A/B} \text{ to } V_{S4A/B} = +10V/GND$, $V_{DA} = V_{DB} = GND/+10V$
DIGITAL CONTROL								
V_{INH} , Input High Voltage		2.4		2.4		2.4	V min	$V_{IN} = 0 \text{ to } V_{DD}$
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I_{INL} or I_{INH}		1		1		1	μA max	
C_{IN} , Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	300		300		300		ns typ ns max	$R_L = 1M\Omega$, $C_L = 35pF$
	450	600	450	600	450	600		
t_{OPEN}^1	50		50		50		ns typ ns min ns min	$R_L = 1k\Omega$, $C_L = 35pF$
	25	10	25	10	25	10		
$t_{ON}(EN)^1$	250		250		250		ns typ ns max	$R_L = 1k\Omega$, $C_L = 35pF$
	450	600	450	600	450	600		
$t_{OFF}(EN)^1$	250		250		250		ns typ ns max	$R_L = 1k\Omega$, $C_L = 35pF$
	450	600	450	600	450	600		
OFF Isolation	68		68		68		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 3.5V$ rms, $f = 100kHz$
	50		50		50			
C_S (OFF)	5		5		5		pF typ	$V_{EN} = 0.8V$
C_D (OFF)								
ADG508A	22		22		22		pF typ	$V_{EN} = 0.8V$
ADG509A	11		11		11		pF typ	
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $C_L = 1000pF$, $V_S = 0V$
POWER SUPPLY								
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10	25	10	25	10	25	mW typ mW max	

NOTE

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

TRUTH TABLES

A2	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

ADG508A

A1	A0	EN	ON SWITCH PAIR
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

ADG509A

ABSOLUTE MAXIMUM RATINGS*

($T_A = 25^\circ\text{C}$ unless otherwise noted)

V_{DD} to V_{SS}	44V
V_{DD} to GND	25V
V_{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	$V_{SS} - 2\text{V}$ to $V_{DD} + 2\text{V}$ or 20mA, Whichever Occurs First
Continuous Current, S or D	20mA
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle	40mA

NOTE

¹Overvoltage at A, EN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Digital Inputs¹

Voltage at A, EN $V_{SS} - 4\text{V}$ to
 $V_{DD} + 4\text{V}$ or
20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to $+75^\circ\text{C}$ 470mW
Derates above $+75^\circ\text{C}$ by 6mW/ $^\circ\text{C}$

Operating Temperature

Commercial (K Version) -40°C to $+85^\circ\text{C}$
Industrial (B Version) -40°C to $+85^\circ\text{C}$
Extended (T Version) -55°C to $+125^\circ\text{C}$
Storage Temperature Range -65°C to $+150^\circ\text{C}$
Lead Temperature Range (Soldering, 10sec) $+300^\circ\text{C}$


CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




PIN CONFIGURATIONS





DIP



LCCC



PLCC




ADG526A/ADG527A

FEATURES

44V Supply Maximum Rating
 V_{SS} to V_{DD} Analog Signal Range
Single/Dual Supply Specifications
Wide Supply Ranges (10.8V to 16.5V)
Microprocessor Compatible (100ns \overline{WR} Pulse)
Extended Plastic Temperature Range
 (-40°C to +85°C)
Low Leakage (20pA typ)
Low Power Dissipation (28mW max)
Superior Alternative to:
 DG526
 DG527

ADG526A/ADG527A FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG526A and ADG527A are CMOS monolithic analog multiplexers with 16 channels and dual 8 channels respectively. On-chip latches facilitate microprocessor interfacing. The ADG526A switches one of 16 inputs to a common output depending on the state of four binary addresses and an enable input. The ADG527A switches one of 8 differential inputs to a common differential output depending on the state of three binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG526A and ADG527A are designed on an enhanced LC²MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON} .

PRODUCT HIGHLIGHTS

- Single/Dual Supply Specifications with a Wide Tolerance:**
The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
- Easily Interfaced:**
The ADG526A and ADG527A can be easily interfaced with microprocessors. The \overline{WR} signal latches the state of the Address control lines and the Enable line. The \overline{RS} signal clears both the address and enable data in the latches resulting in no output (all switches off). \overline{RS} can be tied to the microprocessor reset pin.
- Extended Signal Range:**
The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD} .

4. Break-Before-Make Switching:

Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.

5. Low Leakage:

Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

ORDERING INFORMATION¹

Temperature Range and Package Options²

-40°C to +85°C	-40°C to +85°C	-55°C to +125°C
Plastic DIP (N-28) ADG526AKN ADG527AKN	Hermetic (Q-28) ADG526ABQ ADG527ABQ	Hermetic (Q-28) ADG526ATQ ADG527ATQ
PLCC³ (P-28A) ADG526AKP ADG527AKP		LCCC⁴ (E-28A) ADG526ATE ADG527ATE

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

Dual Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = -10.8V$ to $-16.5V$ unless otherwise noted)

Parameter	ADG526A ADG527A K Version		ADG526A ADG527A B Version		ADG526A ADG527A T Version		Units	Comments
	-40°C to +25°C +85°C		-40°C to +25°C +85°C		-55°C to +25°C +125°C			
ANALOG SWITCH								
Analogue Signal Range	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V min V max	
R_{ON}	280 450 300	600 400	280 450 300	600 400	280 450 300	600	Ω typ Ω max Ω max	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$; Test Circuit 1
R_{ON} Drift	0.6		0.6		0.6		$^{\circ}C$ typ	$V_{DD} = 15V (\pm 10\%)$, $V_{SS} = -15V (\pm 10\%)$
R_{ON} Match	5		5		5		% typ	$V_{DD} = 15V (\pm 5\%)$, $V_{SS} = -15V (\pm 5\%)$ $-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$ $-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
I_S (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 2
I_D (OFF), Off Output Leakage	0.04 1	200	0.04 1	200	0.04 1	200	nA typ nA max nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 3
ADG526A	1	100	1	100	1	100	nA max	
ADG527A	1	100	1	100	1	100	nA max	
I_D (ON), On Channel Leakage	0.04 1	200	0.04 1	200	0.04 1	200	nA typ nA max nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 4
ADG526A	1	200	1	200	1	200	nA max	
ADG527A	1	100	1	100	1	100	nA max	
I_{DIFF} , Differential Off Output Leakage (ADG527A only)	25		25		25		nA max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 5
DIGITAL CONTROL								
V_{INH} , Input High Voltage	2.4		2.4		2.4		V min	
V_{INL} , Input Low Voltage	0.8		0.8		0.8		V max	$V_{IN} = 0$ to V_{DD}
I_{INL} or I_{INH}	1		1		1		μA max	
C_{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS¹								
$t_{TRANSITION}$	200 300	400	200 300	400	200 300	400	ns typ ns max	$V1 = \pm 10V$, $V2 = \mp 10V$; Test Circuit 6
t_{OPEN}	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
t_{ON} (EN, \overline{WR})	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuits 8 and 9
t_{OFF} (EN, \overline{RS})	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuits 8 and 10
t_W Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1
t_S Address, Enable Setup Time	100		100		100		ns min	See Figure 1
t_H Address, Enable Hold Time	10		10		10		ns min	See Figure 1
t_{RS} Reset Pulse Width	100		100		100		ns min	See Figure 2
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 7V$ rms, $f = 100kHz$
C_S (OFF)	5		5		5		pF typ	$V_{EN} = 0.8V$
C_D (OFF)	44		44		44		pF typ	$V_{EN} = 0.8V$
ADG526A	22		22		22		pF typ	
ADG527A	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 11
Q_{INJ} , Charge Injection	4		4		4		pC typ	
POWER SUPPLY								
I_{DD}	0.6		0.6		0.6		mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
		1.5		1.5		1.5		
I_{SS}	20		20		20		μA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
		0.2		0.2		0.2		
Power Dissipation	10		10		10		mW typ mW max	
		28		28		28		

NOTE

¹Sample tested at +25°C to ensure compliance.
Specifications subject to change without notice.

Single Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$ unless otherwise noted)

Parameter	ADG526A ADG527A K Version		ADG526A ADG527A B Version		ADG526A ADG527A T Version		Units	Comments
	-40°C to +25°C +85°C		-40°C to +25°C +85°C		-55°C to +25°C +125°C			
ANALOG SWITCH								
Analogue Signal Range	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V min V max Ω typ	0V ≤ V_S ≤ +10V, $I_{DS} = 0.5mA$; Test Circuit 1
R_{ON}	500	1000	500	1000	500	1000	Ω max	
R_{ON} Drift	0.6		0.6		0.6		%/°C typ	
R_{ON} Match	5		5		5		% typ	
I_S (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 2
I_D (OFF), Off Output Leakage	0.04 1	200	0.04 1	200	0.04 1	200	nA typ nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 3
ADG526A ADG527A	1 1	100	1 1	100	1 1	100	nA max nA max	
I_D (ON), On Channel Leakage	0.04 1	200	0.04 1	200	0.04 1	200	nA typ nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 4
ADG526A ADG527A	1 1	100	1 1	100	1 1	100	nA max nA max	
I_{DIFF} , Differential Off Output Leakage (ADG527A only)		25		25		25	nA max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 5
DIGITAL CONTROL								
V_{INH} , Input High Voltage		2.4		2.4		2.4	V min	$V_{IN} = 0$ to V_{DD}
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I_{INL} or I_{INH}		1		1		1	μA max	
C_{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS¹								
$t_{TRANSITION}$	300 450	600	300 450	600	300 450	600	ns typ ns max	$V_1 = +10V/0V$, $V_2 = 0V/+10V$; Test Circuit 6
t_{OPEN}	50 25	10	50 25	10	50 25	10	ns typ ns min	
$t_{ON}(EN, \overline{WR})$	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuits 8 and 9
$t_{OFF}(EN, \overline{RS})$	250 450	600	250 450	600	250 450	600	ns typ ns max	
t_W Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1
t_S Address, Enable Setup Time		100		100		100	ns min	See Figure 1
t_H Address, Enable Hold Time		10		10		10	ns min	See Figure 1
t_{RS} Reset Pulse Width		100		100		100	ns min	See Figure 2
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 3.5V$ rms, $f = 100kHz$
C_S (OFF)	5		5		5		pF typ	
C_D (OFF)	44		44		44		pF typ	$V_{EN} = 0.8V$
ADG526A ADG527A	22		22		22		pF typ	
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 11
POWER SUPPLY								
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	11	25	11	25	11	25	mW typ mW max	

NOTE
¹Sample tested at +25°C to ensure compliance.
 Specifications subject to change without notice.

7

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to V _{SS}	44V
V _{DD} to GND	25V
V _{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	V _{SS} -2V to V _{DD} +2V or 20mA, Whichever Occurs First
Continuous Current, S or D 20mA	
Pulsed Current S or D 20mA	
1ms Duration, 10% Duty Cycle 40mA	
Digital Inputs ¹	
Voltage at A, EN, \overline{WR} , \overline{RS}	V _{SS} -4V to V _{DD} +4V or 20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to +75°C	470mW
Derates above +75°C by	6mW/°C

Operating Temperature

Commercial (K Version)	-40°C to +85°C
Industrial (B Version)	-40°C to +85°C
Extended (T Version)	-55°C to +125°C

Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C

NOTE

¹Overvoltage at A, EN, \overline{WR} , \overline{RS} , S or D will be clamped by diodes. Current should be limited to the maximum rating above.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TRUTH TABLES

A3	A2	A1	A0	EN	\overline{WR}	\overline{RS}	ON SWITCH
X	X	X	X	X	1	1	Retains Previous Switch Condition
X	X	X	X	X	X	0	NONE (Address and Enable Latches Cleared)
X	X	X	X	0	0	1	NONE
0	0	0	0	1	1	1	1
0	0	0	0	1	1	0	2
0	0	1	0	1	0	1	3
0	0	1	1	1	0	1	4
0	1	0	0	1	0	1	5
0	1	0	1	1	0	1	6
0	1	1	0	1	0	1	7
0	1	1	1	1	0	1	8
1	0	0	0	1	0	1	9
1	0	0	1	1	0	1	10
1	0	1	0	1	0	1	11
1	0	1	1	1	0	1	12
1	1	0	0	1	0	1	13
1	1	0	1	1	0	1	14
1	1	1	0	1	0	1	15
1	1	1	1	1	0	1	16

X = Don't Care

ADG526A

A2	A1	A0	EN	\overline{WR}	\overline{RS}	ON SWITCH PAIR
X	X	X	X	1	1	Retains Previous Switch Condition
X	X	X	X	X	0	NONE (Address and Enable Latches Cleared)
X	X	X	0	0	1	NONE
0	0	0	1	1	1	1
0	0	0	1	1	0	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	1	0	1	6
1	1	0	1	0	1	7
1	1	1	1	0	1	8

X = Don't Care

ADG527A


CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




PIN CONFIGURATIONS


DIP



LCCC



PLCC



TIMING DIAGRAMS




Figure 1

Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of \overline{WR} .





Figure 2

Figure 2 shows the Reset Pulse Width, t_{RS} , and Reset Turn-off Time, $t_{OFF} (RS)$.


Note: All digital input signals rise and fall times measured from 10% to 90% of 3V. $t_R = t_F = 20ns$.

Typical Performance Characteristics


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5V.




R_{ON} as a Function of $V_D(V_S)$: Dual Supply Voltage, $T_A = +25^\circ C$





R_{ON} as a Function of $V_D(V_S)$: Single Supply Voltage, $T_A = +25^\circ C$



Leakage Current as a Function of Temperature
(Note: Leakage Currents Reduce as the Supply Voltages Reduce)



Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^\circ C$




$t_{\text{TRANSITION}}$ vs. Supply Voltage: Dual and Single Supplies,
 $T_A = +25^\circ\text{C}$
 (Note: For V_{DD} and $|V_{SS}| < 10\text{V}$; $V_1 = V_{DD}/V_{SS}$,
 $V_2 = V_{SS}/V_{DD}$. See Test Circuit 6)

I_{DD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^\circ\text{C}$


Test Circuits

TEST CIRCUIT 1




TEST CIRCUIT 2

I_S (OFF)




TEST CIRCUIT 3

I_D (OFF)




TEST CIRCUIT 4

I_D (ON)





TEST CIRCUIT 5

I_{DIFF}




TEST CIRCUIT 6

SWITCHING TIME OF MULTIPLEXER, $t_{\text{TRANSITION}}$




*SIMILAR CONNECTION FOR ADG527A


**TEST CIRCUIT 7
BREAK-BEFORE-MAKE DELAY, t_{OPEN}**




**TEST CIRCUIT 8
ENABLE DELAY, $t_{ON}(EN)$, $t_{OFF}(EN)$**




**TEST CIRCUIT 9
WRITE TURN-ON TIME, $t_{ON}(WR)$**



**TEST CIRCUIT 10
RESET TURN-OFF TIME, $t_{OFF}(RS)$**



TEST CIRCUIT 11 CHARGE INJECTION




TERMINOLOGY

R_{ON}	Ohmic resistance between terminals D and S	$t_{OFF} (EN)$	Delay time between the 50% and 10% points of the digital input and switch "OFF" condition
$R_{ON} Match$	Difference between the R_{ON} of any two channels	$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital inputs and switch "ON" condition when switching from one address state to another
$R_{ON} Drift$	Change in R_{ON} versus temperature	t_{OPEN}	"OFF" time measured between 50% points of both switches when switching from one address state to another
$I_S (OFF)$	Source terminal leakage current when the switch is off	V_{INL}	Maximum input voltage for Logic "0"
$I_D (OFF)$	Drain terminal leakage current when the switch is off	V_{INH}	Minimum input voltage for Logic "1"
$I_D (ON)$	Leakage current that flows from the closed switch into the body	$I_{INL} (I_{INH})$	Input current of the digital input
$V_S (V_D)$	Analog voltage on terminal S or D	V_{DD}	Most positive voltage supply
$C_S (OFF)$	Channel input capacitance for "OFF" condition	V_{SS}	Most negative voltage supply
$C_D (OFF)$	Channel output capacitance for "OFF" condition	I_{DD}	Positive supply current
C_{IN}	Digital input capacitance	I_{SS}	Negative supply current
$t_{ON} (EN)$	Delay time between the 50% and 90% points of the digital input and switch "ON" condition		

ADG528A/ADG529A

FEATURES

- 44V Supply Maximum Rating**
- V_{SS} to V_{DD} Analog Signal Range**
- Single/Dual Supply Specifications**
- Wide Supply Ranges (10.8V to 16.5V)**
- Microprocessor Compatible (100ns \overline{WR} Pulse)**
- Extended Plastic Temperature Range**
(-40°C to +85°C)
- Low Leakage (20pA typ)**
- Low Power Dissipation (28mW max)**
- Superior Alternative to:**
DG528
DG529

ADG528A/ADG529A FUNCTIONAL BLOCK DIAGRAMS

GENERAL DESCRIPTION

The ADG528A and ADG529A are CMOS monolithic analog multiplexers with 8 channels and dual 4 channels respectively. On-chip latches facilitate microprocessor interfacing. The ADG528A switches one of 8 inputs to a common output depending on the state of three binary addresses and an enable input. The ADG529A switches one of 4 differential inputs to a common differential output depending on the state of two binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG528A and ADG529A are designed on an enhanced LC²MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON} .

ORDERING INFORMATION¹
Temperature Range and Package Options²

-40°C to +85°C	-40°C to +85°C	-55°C to +125°C
Plastic DIP (N-18) ADG528AKN ADG529AKN	Hermetic (Q-18) ADG528ABQ ADG529ABQ	Hermetic (Q-18) ADG528ATQ ADG529ATQ
PLCC³ (P-20A) ADG528AKP ADG529AKP		LCCC⁴ (E-20A) ADG528ATE ADG529ATE

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number.

Contact your local sales office for military data sheet.

²See Section 13 for package outline information.

³PLCC: Plastic Leaded Chip Carrier.

⁴LCCC: Leadless Ceramic Chip Carrier.

PRODUCT HIGHLIGHTS

1. **Single/Dual Supply Specifications with a Wide Tolerance:**
The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
2. **Easily Interfaced:**
The ADG528A and ADG529A can be easily interfaced with microprocessors. The \overline{WR} signal latches the state of the address control lines and the enable line. The \overline{RS} signal clears both the address and enable data in the latches resulting in no output (all switches off). \overline{RS} can be tied to the microprocessor reset pin.
3. **Extended Signal Range:**
The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD} .
4. **Break-Before-Make Switching:**
Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
5. **Low Leakage:**
Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

SPECIFICATIONS

Dual Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = -10.8V$ to $-16.5V$ unless otherwise noted)

Parameter	ADG528A ADG529A K Version		ADG528A ADG529A B Version		ADG528A ADG529A T Version		Units	Comments
	+25°C	-40°C to +85°C	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
ANALOG SWITCH								
Analog Signal Range	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V min	
	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V max	
R_{ON}	280	280	280	280	280	280	Ω typ	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
	450	600	450	600	450	600	Ω max	
	300	400	300	400			Ω max	$V_{DD} = 15V (\pm 10\%)$, $V_{SS} = -15V (\pm 10\%)$
R_{ON} Drift	0.6		0.6		0.6	400	Ω max	$V_{DD} = 15V (\pm 5\%)$, $V_{SS} = -15V (\pm 5\%)$
R_{ON} Match	5		5		5		%/°C typ	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
							% typ	$-10V \leq V_S \leq +10V$, $I_{DS} = 1mA$
I_S (OFF), Off Input Leakage	0.02		0.02		0.02		nA typ	$V_{S1} = \pm 10V$, $V_D = V_{S2}$ to $V_{SN} = \mp 10V$
	1	50	1	50	1	50	nA max	
I_D (OFF), Off Output Leakage	0.04		0.04		0.04		nA typ	V_{S1} to $V_{SN} = \pm 10V$, $V_D = \mp 10V$
ADG528A	1	100	1	100	1	100	nA max	
ADG529A	1	50	1	50	1	50	nA max	
I_P (ON), On Channel Leakage	0.04		0.04		0.04		nA typ	V_{S2} to $V_{SN} = \pm 10V$, $V_D = V_{S1} = \mp 10V$
ADG528A	1	100	1	100	1	100	nA max	
ADG529A	1	50	1	50	1	50	nA max	
I_{DIFF} , Differential Off Output Leakage (ADG529A only)	25		25		25		nA max	$V_{S1A/B}$ to $V_{S4A/B} = \pm 10V$, $V_{DA} = V_{DB} = \mp 10V$
DIGITAL CONTROL								
V_{INH} , Input High Voltage	2.4		2.4		2.4		V min	
V_{INL} , Input Low Voltage	0.8		0.8		0.8		V max	
I_{INL} or I_{INH}	1		1		1		μA max	$V_{IN} = 0$ to V_{DD}
C_{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS¹								
$t_{TRANSITION}$	200		200		200		ns typ	$R_L = 1M\Omega$, $C_L = 35pF$
	300	400	300	400	300	400	ns max	
t_{OPEN}	50		50		50		ns typ	$R_L = 1k\Omega$, $C_L = 35pF$
	25	10	25	10	25	10	ns min	
$t_{ON}(EN, \overline{WR})$	200		200		200		ns typ	$R_L = 1k\Omega$, $C_L = 35pF$
	300	400	300	400	300	400	ns max	
$t_{OFF}(EN, \overline{RS})$	200		200		200		ns typ	$R_L = 1k\Omega$, $C_L = 35pF$
	300	400	300	400	300	400	ns max	
t_W Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1
t_S Address, Enable Setup Time		100		100		100	ns min	See Figure 1
t_H Address, Enable Hold Time		10		10		10	ns min	See Figure 1
t_{RS} Reset Pulse Width		100		100		100	ns min	See Figure 2
OFF Isolation	68		68		68		dB typ	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$,
	50		50		50		dB min	$V_S = 7V$ rms, $f = 100kHz$
C_S (OFF)	5		5		5		pF typ	$V_{EN} = 0.8V$
C_D (OFF)	22		22		22		pF typ	$V_{EN} = 0.8V$
ADG528A	11		11		11		pF typ	
ADG529A	4		4		4		pC typ	$R_S = 0\Omega$, $C_L = 1000pF$, $V_S = 0V$
Q_{INJ} , Charge Injection								
POWER SUPPLY								
I_{DD}	0.6		0.6		0.6		mA typ	$V_{IN} = V_{INL}$ or V_{INH}
	1.5		1.5		1.5		mA max	
I_{SS}	20		20		20		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
	0.2		0.2		0.2		mA max	
Power Dissipation	10		10		10		mW typ	
	28		28		28		mW max	

NOTE

¹Sample tested at +25°C to ensure compliance.
Specifications subject to change without notice.

Single Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$ unless otherwise noted).

Parameter	ADG528A ADG529A K Version		ADG528A ADG529A B Version		ADG528A ADG529A T Version		Units	Comments
	+25°C	-40°C to +85°C	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
ANALOG SWITCH								
Analog Signal Range	GND	GND	GND	GND	GND	GND	V min	GND ≤ V _S ≤ +10V, I _{DS} = 0.5mA
R _{ON}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V _{DD}	V max	
R _{ON} Drift	500	1000	500	1000	700	1000	Ω typ	
R _{ON} Match	700	1000	700	1000	700	1000	Ω max	
I _S (OFF), Off Input Leakage	0.6		0.6		0.6		%/°C typ	GND ≤ V _S ≤ +10V, I _{DS} = 0.5mA
	5		5		5		% typ	GND ≤ V _S ≤ +10V, I _{DS} = 0.5mA
I _D (OFF), Off Output Leakage	0.02		0.02		0.02		nA typ	V _{S1} = +10V/GND, V _D = V _{S2} to V _{SN} = GND/ +10V
ADG528A	1	50	1	50	1	50	nA max	
ADG529A	1	100	1	100	1	100	nA max	
I _D (ON), On Channel Leakage	0.04		0.04		0.04		nA typ	V _{S2} to V _{SN} = +10V/GND, V _D = V _{S1} = GND/ +10V
ADG528A	1	100	1	100	1	100	nA max	
ADG529A	1	50	1	50	1	50	nA max	
I _D DIFF, Differential Off Output Leakage (ADG529A only)		25		25		25	nA max	V _{S1A/B} to V _{S4A/B} = +10V/GND, V _{DA} = V _{DB} = GND/ +10V
DIGITAL CONTROL								
V _{INH} , Input High Voltage		2.4		2.4		2.4	V min	V _{IN} = 0 to V _{DD}
V _{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I _{NL} or I _{INH}		1		1		1	μA max	
C _{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTERISTICS¹								
t _{TRANSITION}	300		300		300		ns typ	R _L = 1mΩ, C _L = 35pF
	450	600	450	600	450	600	ns max	
t _{OPEN}	50		50		50		ns typ	R _L = 1kΩ, C _L = 35pF
	25	10	25	10	25	10	ns min	
t _{ON} (EN, \overline{WR})	250		250		250		ns typ	R _L = 1kΩ, C _L = 35pF
	450	600	450	600	450	600	ns max	
t _{OFF} (EN, \overline{RS})	250		250		250		ns typ	R _L = 1kΩ, C _L = 35pF
	450	600	450	600	450	600	ns max	
t _w Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1
t _S Address, Enable Setup Time		100		100		100	ns min	See Figure 1
t _H Address, Enable Hold Time		10		10		10	ns min	See Figure 1
t _{RS} Reset Pulse Width		100		100		100	ns min	See Figure 2
OFF Isolation	68		68		68		dB typ	V _{EN} = 0.8V, R _L = 1kΩ, C _L = 15pF, V _S = 3.5V rms, f = 100kHz
	50		50		50		dB min	
C _S (OFF)	5		5		5		pF typ	V _{EN} = 0.8V
C _D (OFF)							pF typ	V _{EN} = 0.8V
ADG528A	22		22		22		pF typ	R _S = 0Ω, C _L = 1000pF, V _S = 0V
ADG529A	11		11		11		pF typ	
Q _{INJ} , Charge Injection	4		4		4		pC typ	
POWER SUPPLY								
I _{DD}	0.6		0.6		0.6		mA typ	V _{IN} = V _{INL} or V _{INH}
		1.5		1.5		1.5	mA max	
Power Dissipation	11		11		11		mW typ	
		25		25		25	mW max	

NOTE
¹Sample tested at +25°C to ensure compliance.
 Specifications subject to change without notice.

TRUTH TABLES

A2	A1	A0	EN	\overline{WR}	\overline{RS}	ON SWITCH PAIR
X	X	X	X	1	1	Retains Previous Switch Condition
X	X	X	X	X	0	NONE (Address and Enable Latches Cleared)
X	X	X	0	0	1	NONE
0	0	0	1	0	1	1
0	0	1	1	0	1	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	1	0	1	6
1	1	0	1	0	1	7
1	1	1	1	0	1	8

X = Don't Care

ADG528A

A1	A0	EN	\overline{WR}	\overline{RS}	ON SWITCH PAIR
X	X	X	1	1	Retains Previous Switch Condition
X	X	X	X	0	NONE (Address and Enable Latches Cleared)
X	X	0	0	1	NONE
0	0	1	0	1	1
0	1	1	0	1	2
1	0	1	0	1	3
1	1	1	0	1	4

X = Don't Care

ADG529A

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

V _{DD} to V _{SS}	44V
V _{DD} to GND	25V
V _{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	V _{SS} -2V to V _{DD} +2V or 20mA, Whichever Occurs First
Continuous Current, S or D	20mA
Pulsed Current S or D	
I _{ms} Duration, 10% Duty Cycle	40mA

Digital Inputs¹

Voltage at A, EN, \overline{WR} , \overline{RS} V_{SS} -4V to V_{DD} +4V or 20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to +75°C 470mW
Derates above +75°C by 6mW/°C

Operating Temperature

Commercial (K Version) -40°C to +85°C
Industrial (B Version) -40°C to +85°C
Extended (T Version) -55°C to +125°C
Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering, 10sec) +300°C

NOTE

¹Overvoltage at A, EN, \overline{WR} , \overline{RS} , S or D will be clamped by diodes. Current should be limited to the maximum rating above.


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS



TIMING DIAGRAMS




Figure 1




Figure 2

Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of \overline{WR} .

Figure 2 shows the Reset Pulse Width, t_{RS} , and Reset Turn-off Time, $t_{OFF}(\overline{RS})$.

Note: All digital input signals rise and fall times measured from 10% to 90% of 3V. $t_R = t_F = 20ns$.

Voltage References

Contents

	Page
Selection Guide	8 – 2
Orientation	8 – 3
AD580 – High Precision 2.5 Volt IC Reference	8 – 5
AD581 – High Precision 10 Volt IC Reference	8 – 9
AD584 – Pin Programmable Precision Voltage Reference	8 – 15
AD586 – High Precision 5V Reference	8 – 23
AD587 – High Precision 10V Reference	8 – 31
AD588 – High Precision Voltage Reference	8 – 39
AD589 – Two-Terminal IC 1.2 Volt Reference	8 – 51
AD689 – High Precision 8.192V Reference	8 – 55
AD1403/1403A – Low Cost Precision 2.5V IC Reference	8 – 63
AD2700/2701/2702 – ± 10 Volt Precision Reference Series	8 – 67
AD2710/2712 – ± 10.000 Volt Ultrahigh Precision Reference Series	8 – 71
ADREF01 – 10V Reference	8 – 75
ADREF02 – 5V Reference	8 – 79

Selection Guide

Voltage References

Model	Output Voltage V	Tolerance %	Temp. Stability ppm/°C	Page	Notes
AD589	+1.235	-2.8/+1.2	10	8-51	Two-terminal reference diode
AD580	+2.5	0.4	10	8-5	
AD1403	+2.5	0.4	25	8-63	
AD586	+5	0.05	5	8-23	
ADREF02	+5	0.3	8.5	8-79	
AD689	+8.192	0.05	5	8-55	
AD2700	+10	0.025	3	8-67	
AD581	+10	0.05	5	8-9	
AD587	+10	0.05	5	8-31	
ADREF01	+10	0.3	8.5	8-75	
AD2710/12	±10	0.01	1	8-71	
AD2702	±10	0.025	3	8-67	
AD2701	-10	0.025	3	8-67	
AD588	Selectable	0.01	1.5	8-39	+10/+5, ±5, -5/-10 volt pin-programmable output
AD584	Selectable	0.1	5	8-15	+2.5, +5, +7.5, +10 volt output

Orientation

Voltage References

A voltage reference is used to provide an accurately known voltage which can be utilized in a circuit or system. For example, measurement systems rely on precision references in order to establish a basis for absolute measurement accuracy. Any reference inaccuracy will undermine the accuracy of the overall system. Thus, ideal references are characterized by accurately set (and traceable to recognized fundamental standards) constant output voltage, independent of temperature, load changes, input voltage variation and time.

TYPES OF REFERENCES

Some of the available IC reference circuits use the bandgap principle: the V_{BE} of any silicon transistor has a negative tempo of about $2mV/^\circ C$, which can be extrapolated to approximately 1.2 volts at absolute zero (the *bandgap* voltage of silicon). Since identical transistors operating at constant current densities will have predictably different temperature coefficients of base-emitter voltage, it is possible to arrange circuit elements so as to null out the temperature coefficients associated with the two phenomena and produce a constant voltage (usually 1.2 volts). This temperature-invariant voltage can be amplified and buffered to produce a standard voltage value, such as 2.5V or 10.0V. The bandgap types cataloged here include the AD1403 and the AD580 (2.5V), the AD581 (10.0V) and the multi-output AD584 (2.5, 5.0, 7.5 and/or 10.0V).

Another popular form of reference circuit uses a selected low-drift Zener diode, followed by a buffer-amplifier-and-precision-gain stage to provide a standard output voltage.

A buried-Zener design provides lower noise and drift than bandgap references, with laser trimming of thin-film resistors for excellent accuracy and low drift versus temperature. This technique provides initial accuracy to $\pm 1mV$ and temperature drifts as low as 1.5ppm in the AD588 (+10V, +5V, $\pm 5V$ tracking, -5V and -10V outputs). Similar reference designs with single voltage outputs (AD586 and AD587, +5V and +10V respectively) have accuracies and temperature coefficients that are nearly as good as the AD588.

Several of the references allow the user to optionally connect a capacitor to a noise reduction pin on the IC and so further reduce the noise output of the reference. In the AD586, the wideband noise (to 1MHz) of $200\mu V$ peak-to-peak (p-p) is reduced to $160\mu V$ p-p by adding a $1\mu F$ capacitor to the noise reduction point.

Output current capability of the voltage reference must also be considered when selecting a reference. The amount of current that the reference must source, or sink, for the rest of the system affects which references are acceptable or may need additional buffering.

Kelvin connections provide output sense and force connections, so that the actual voltage at the load is sensed and any IR drops in the leads are compensated. The AD588 provides sense and force connections in its design.

DEFINITIONS OF SPECIFICATIONS

Line regulation. The change in output voltage due to a specified change in input voltage. It is usually expressed in percent per volt or microvolts per volt of input change.

Load regulation. The change in output voltage for a specified change in load current. It is generally expressed in microvolts per milliampere, or ohms of dc output resistance. This specification includes the effect of self-heating due to increased power dissipation at higher load currents.

Output voltage tolerance. The deviation from the nominal output voltage at $25^\circ C$ and specified input voltage as measured by a device traceable to a recognized fundamental voltage standard.

Output voltage change with temperature. The change in output voltage from the value at $25^\circ C$ ambient; it is independent of variations in the other operating conditions. Analog Devices specifies both an error band and an equivalent temperature coefficient (in ppm/ $^\circ C$) for most references. The error band (e.g., $\pm 5mV$, $-55^\circ C$ to $+125^\circ C$) is defined graphically in terms of a box (voltage vertically, temperature horizontally) whose diagonals extend from $25^\circ C$ to T_{max} and $25^\circ C$ to T_{min} , with a slope equal to the stated temperature coefficient. Thus, the total absolute error for a particular reference over its specified temperature range is equal to the output voltage tolerance at $25^\circ C$ plus the error band.

Turn-on settling time. The time, from a cold start, for the reference output to settle within a specified error band. This definition relates only to the electrical turn-on of the chip, and does not include thermal settling time which depends on the package, heat-sinking and load-current change.


Long-term stability. The change in output voltage versus time, specified in ppm/1000 hours.

Noise. The narrowband (0.1 to 10Hz) and wideband (to 1MHz) random noise on the reference output. It may be measured in μV p-p or in nV/\sqrt{Hz} .

FEATURES

Laser Trimmed to High Accuracy: $2.500V \pm 0.4\%$
 3-Terminal Device: Voltage In/Voltage Out
 Excellent Temperature Stability: $10\text{ppm}/^\circ\text{C}$ (AD580M, U)
 Excellent Long Term Stability: $250\mu\text{V}$ ($25\mu\text{V}/\text{Month}$)
 Low Quiescent Current: 1.5mA max
 Small, Hermetic IC Package: TO-52 Can

AD580 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD580 is a three-terminal, low cost, temperature compensated, bandgap voltage reference which provides a fixed 2.5V output for inputs between 4.5V and 30V. A unique combination of advanced circuit design and laser-wafer-trimmed thin-film resistors provide the AD580 with an initial tolerance of $\pm 0.4\%$, a temperature stability of better than $10\text{ppm}/^\circ\text{C}$ and long-term stability of better than $250\mu\text{V}$. In addition, the low quiescent current drain of 1.5mA max offers a clear advantage over classical zener techniques.

The AD580 is recommended as a stable reference for all 8-, 10- and 12-bit D-to-A converters that require an external reference. In addition, the wide input range of the AD580 allows operation with 5 volt logic supplies making the AD580 ideal for digital panel meter applications or whenever only a single logic power supply is available.

The AD580J, K, L and M are specified for operation over the 0 to $+70^\circ\text{C}$ temperature range; the AD580S, T and U are specified for operation over the extended temperature range of -55°C to $+125^\circ\text{C}$.


*Covered by Patent Nos. 3,887,863; RE30,586.

PRODUCT HIGHLIGHTS

1. Laser-trimming of the thin-film resistors minimizes the AD580 output error. For example, the AD580L output tolerance is $\pm 10\text{mV}$.
2. The three-terminal voltage in/voltage out operation of the AD580 provides regulated output voltage without any external components.
3. The AD580 provides a stable 2.5V output voltage for input voltages between 4.5V and 30V. The capability to provide a stable output voltage using a 5-volt input makes the AD580 an ideal choice for systems that contain a single logic power supply.
4. Thin film resistor technology and tightly controlled bipolar processing provide the AD580 with temperature stabilities to $10\text{ppm}/^\circ\text{C}$ and long term stability better than $250\mu\text{V}$.
5. The low quiescent current drain of the AD580 makes it ideal for CMOS and other low power applications.

AD580 CHIP DIMENSIONS AND PAD LAYOUT

Dimensions shown in inches and (mm).



The AD580 is also available in chip form. Consult the factory for specifications and applications information.

SPECIFICATIONS (@ $E_{IN} = +15V$ and $25^{\circ}C$)

Model	AD580J			AD580K			AD580L			AD580M			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE (Error from Nominal 2.500 Volt Output)			±75			±25			±10			±10	mV
OUTPUT VOLTAGE CHANGE T_{min} to T_{max}			15 85			7 40			4.3 25			1.75 10	mV ppm/°C
LINE REGULATION $7V \leq V_{IN} \leq 30V$ $4.5V \leq V_{IN} \leq 7V$		1.5 0.3	6 3		1.5 0.3	4 2			2 1			2 1	mV mV
LOAD REGULATION $\Delta I = 10mA$			10			10			10			10	mV
QUIESCENT CURRENT		1.0	1.5		1.0	1.5		1.0	1.5		1.0	1.5	mA
NOISE (0.1Hz to 10Hz)		60			60			60			60		μV (p-p)
STABILITY Long Term Per Month		250 25			250 25			250 25			250 25		μV μV
TEMPERATURE PERFORMANCE Specified Operating Storage	0 -55 -65		+70 +125 +175	0 -55 -65		+70 +125 +175	0 -55 -65		+70 +125 +175	0 -55 -65		+70 +125 +175	°C °C °C
PACKAGE OPTION ¹ TO-52 (H-03A)		*			*			*			*		

Model	AD580S			AD580T			AD580U			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE (Error from Nominal 2.500 Volt Output)			±25			±10			±10	mV
OUTPUT VOLTAGE CHANGE T_{min} to T_{max}			25 55			11 25			4.5 10	mV ppm/°C
LINE REGULATION $7V \leq V_{IN} \leq 30V$ $4.5V \leq V_{IN} \leq 7V$		1.5 0.3	6 3			2 1			2 1	mV mV
LOAD REGULATION $\Delta I = 10mA$			10			10			10	mV
QUIESCENT CURRENT		1.0	1.5		1.0	1.5		1.0	1.5	mA
NOISE (0.1Hz to 10Hz)		60			60			60		μV (p-p)
STABILITY Long Term Per Month		250 25			250 25			250 25		μV μV
TEMPERATURE PERFORMANCE Specified Operating Storage	-55 -55 -65		+125 +150 +175	-55 -55 -65		+125 +150 +175	-55 -55 -65		+125 +150 +175	°C °C °C
ABSOLUTE MAXIMUM RATINGS Input Voltage Power Dissipation ($t_r + 25^{\circ}C$ Ambient Temperature Derate above $+25^{\circ}C$ Lead Temperature (Soldering, 10 sec) Thermal Resistance Junction-to-Case Junction-to-Ambient	40V 350mW 2.8mW/°C 300°C 100°C/W 360°C/W									
PACKAGE OPTION ¹ TO-52 (H-03A)		*			*			*		

NOTES

¹See Section 13 for package outline information.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

THEORY OF OPERATION

Most precision IC references use complex multichip hybrid designs based on expensive temperature-compensated zener diodes. Others are monolithic with on-chip zener diodes; these often require more than one power supply and, with the zener breakdown occurring near 6.3 volts, will not operate from a low voltage logic supply.

The AD580 family (AD580, AD581, AD584, AD589) uses the "bandgap" concept to produce a stable, low-temperature-coefficient voltage reference suitable for high accuracy data-acquisition components and systems. The device makes use of the underlying physical nature of a silicon transistor base-emitter voltage in the forward-biased operating region. All such transistors have approximately a $-2\text{mV}/^\circ\text{C}$ temperature coefficient, unsuitable for use directly as a low TC reference; however, extrapolation of the temperature characteristic of any one of these devices to absolute zero (with emitter current proportional to absolute temperature) reveals that it will go to a V_{BE} of 1.205 volts at 0K, as shown in Figure 1. Thus, if a voltage could be developed with an opposing temperature coefficient to sum with V_{BE} to total 1.205 volts, a zero-TC reference would result and operation from a single, low-voltage supply would be possible. The AD580 circuit provides such a compensating voltage, V_1 in Figure 2, by driving two transistors at different current densities and amplifying the resulting V_{BE} difference (ΔV_{BE} - which now has a positive TC); the sum (V_Z) is then buffered and amplified up to 2.5 volts to provide a usable reference-voltage output. Figure 3 is the schematic diagram of the AD580.

The AD580 operates as a three-terminal reference, which means that no additional components are required for biasing or current setting. The connection diagram, Figure 4 is quite simple.




Figure 1. Extrapolated Variation of Base-Emitter Voltage with Temperature ($I_E=I_T$), and Required Compensation, Shown for Two Different Devices




Figure 2. Basic Bandgap-Reference Regulator Circuit




Figure 3. AD580 Schematic Diagram




Figure 4. AD580 Connection Diagram

VOLTAGE VARIATION VS. TEMPERATURE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references are characterized using a maximum deviation per degree Centigrade; i.e., $10\text{ppm}/^\circ\text{C}$. However, because of the inconsistent nonlinearities in zener references (butterfly or "S" type characteristics), most manufacturers use a maximum limit error band approach to characterize their references. This technique measures the output voltage at 3 to 5 different temperatures and guarantees that the output voltage deviation will fall within the guaranteed error band at these discrete temperatures. This approach, of course, makes no mention or guarantee of performance at any other temperature within the operating temperature range of the device.

The consistent Voltage vs. Temperature performance of a typical AD580 is shown in Figure 5. Note that the characteristic is quasi-parabolic, not the possible "S" type characteristics of classical zener references. This parabolic characteristic permits a maximum output deviation specification over the device's full operating temperature range, rather than just at 3 to 5 discrete temperatures.




Figure 5. Typical AD580K Output Voltage vs. Temperature

The AD580M guarantees a maximum deviation of 1.75mV over the 0 to +70°C temperature range. This can be shown to be equivalent to 10ppm/°C average maximum; i.e. . .

$$\frac{1.75\text{mV max}}{70^\circ\text{C}} \times \frac{1}{2.5\text{V}} = 10\text{ppm}/^\circ\text{C max average}$$

The AD580 typically exhibits a variation of 1.5mV over the power supply range of 7 to 30 volts. Figure 6 is a plot of AD580 line rejection versus frequency.

NOISE PERFORMANCE

Figure 7 represents the peak-to-peak noise of the AD580 from 1Hz (3dB point) to a 3dB high end shown on the horizontal axis. Peak-to-peak noise from 1Hz to 1MHz is approximately 600µV.

THE AD580 AS A CURRENT LIMITER

The AD580 represents an excellent alternative to current limiter diodes which require factory-selection to achieve a desired current. This approach often results in temperature coefficients of 1%/°C. The AD580 approach is not limited

to a specially selected factory set current limit; it can be programmed from 1 to 10mA with the insertion of a single external resistor. The approximate temperature coefficient of current limit for the AD580 used in this mode is 0.13%/°C for I_{LIM} = 1mA and 0.01%/°C for I_{LIM} = 13mA (see Figure 9). Figure 8 displays the high output impedance of the AD580 used as a current limiter for I_{LIM} = 1, 2, 3, 4, 5mA.




Figure 9. A Two-Component Precision Current Limiter

THE AD580 AS A LOW POWER, LOW VOLTAGE PRECISION REFERENCE FOR DATA CONVERTERS

The AD580 has a number of features that make it ideally suited for use with A/D and D/A data converters used in complex microprocessor-based systems. The calibrated 2.500 volt output minimizes user trim requirements and allows operation from a single low voltage supply. Low power consumption (1mA quiescent current) is commensurate with that of CMOS-type devices, while the low cost and small package complements the decreasing cost and size of the latest converters.

Figure 10 shows the AD580 used as a reference for the AD7542 12-bit CMOS DAC with complete microprocessor interface. The AD580 and the AD7542 are specified to operate from a single 5 volt supply; this eliminates the need to provide a +15 volt power supply for the sole purpose of operating a reference. The AD7542 includes three 4-bit data registers, a 12-bit DAC register, and address decoding logic; it may thus be interfaced directly to a 4-, 8- or 16-bit data bus. Only 8mA of quiescent current from the single +5 volt supply is required to operate the AD7542 which is packaged in a small 16-pin DIP. The AD544 output amplifier is also low power, requiring only 2.5mA quiescent current. Its laser-trimmed offset voltage preserves the ±1/2LSB linearity of the AD7542KN without user trims and it typically settles to ±1/2 LSB in less than 3µs. It will provide the 0 to -2.5 volt output swing from ±5 volt supplies.




Figure 6. AD580 Line Rejection Plot




Figure 7. Peak-to-Peak Output Noise vs. Frequency




Figure 8. Input Current vs. Input Voltage (Integral Loads)





Figure 10. Low Power, Low Voltage Reference for the AD7542 Microprocessor-Compatible 12-Bit DAC

FEATURES

- Laser-Trimmed to High Accuracy:**
10.000 Volts $\pm 5\text{mV}$ (L and U)
- Trimmed Temperature Coefficient:**
5ppm/ $^{\circ}\text{C}$ max, 0 to $+70^{\circ}\text{C}$ (L)
10ppm/ $^{\circ}\text{C}$ max, -55°C to $+125^{\circ}\text{C}$ (U)
- Excellent Long-Term Stability:**
25ppm/1000 hrs. (Noncumulative)
- Negative 10 Volt Reference Capability**
- Low Quiescent Current: 1.0mA max**
- 10mA Current Output Capability**
- 3-Terminal TO-5 Package**

AD581 FUNCTIONAL BLOCK DIAGRAM



TO-5
BOTTOM VIEW

PRODUCT DESCRIPTION

The AD581 is a three-terminal, temperature compensated, monolithic band-gap voltage reference which provides a precise 10.00 volt output from an unregulated input level from 12 to 30 volts. Laser Wafer Trimming (LWT) is used to trim both the initial error at $+25^{\circ}\text{C}$ as well as the temperature coefficient, which results in high precision performance previously available only in expensive hybrids or oven-regulated modules. The 5mV initial error tolerance and 5ppm/ $^{\circ}\text{C}$ guaranteed temperature coefficient of the AD581L represent the best performance combination available in a monolithic voltage reference.

The band-gap circuit design used in the AD581 offers several advantages over classical Zener breakdown diode techniques. Most important, no external components are required to achieve full accuracy and stability of significance to low power systems. In addition, total supply current to the device, including the output buffer amplifier (which can supply up to 10mA) is typically $750\mu\text{A}$. The long-term stability of the band-gap design is equivalent or superior to selected Zener reference diodes.

The AD581 is recommended for use as a reference for 8-, 10- or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD581J, K, and L are specified for operation from 0 to $+70^{\circ}\text{C}$; the AD581S, T, and U are specified for the -55°C to $+125^{\circ}\text{C}$ range. All grades are packaged in a hermetically-sealed three-terminal TO-5 metal can.

PRODUCT HIGHLIGHTS

1. Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD581L has a maximum deviation from 10.000 volts of $\pm 7.25\text{mV}$ from 0 to $+70^{\circ}\text{C}$, while the AD581U guarantees $\pm 15\text{mV}$ maximum total error without external trims from -55°C to $+125^{\circ}\text{C}$.
2. Since the laser trimming is done on the wafer prior to separation into individual chips, the AD581 will be extremely valuable to hybrid designers for its ease of use, lack of required external trims, and inherent high performance.
3. The AD581 can also be operated in a two-terminal "Zener" mode to provide a precision negative 10 volt reference with just one external resistor to the unregulated supply. The performance in this mode is nearly equal to that of the standard three-terminal configuration.
4. Advanced circuit design using the band-gap concept allows the AD581 to give full performance with an unregulated input voltage down to 13 volts. With an external resistor, the device will operate with a supply as low as 11.4 volts.

*Covered by Patent Nos. 3,887,863; RE 30,586

SPECIFICATIONS (@ $V_{IN} = +15V$ and $25^{\circ}C$)

Model	AD581J			AD581K			AD581L			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE (Error from nominal 10,000V output)			± 30			± 10			± 5	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from $+25^{\circ}C$ Value, T_{min} to T_{max} (Temperature Coefficient)			± 13.5 30			± 6.75 15			± 2.25 5	mV ppm/ $^{\circ}C$
LINE REGULATION $15V \leq V_{IN} \leq 30V$ $13V \leq V_{IN} \leq 15V$			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)	mV %/V mV %/V
LOAD REGULATION $0 \leq I_{OUT} \leq 5mA$			200 500			200 500			200 500	$\mu V/mA$
QUIESCENT CURRENT			0.75 1.0			0.75 1.0			0.75 1.0	mA
TURN-ON SETTLING TIME TO 0.1% ¹			200			200			200	μs
NOISE (0.1 to 10Hz)			50			50			50	$\mu V/p-p$
LONG-TERM STABILITY			25			25			25	ppm/1000 hrs.
SHORT-CIRCUIT CURRENT			30			30			30	mA
OUTPUT CURRENT Source ($t_r + 25^{\circ}C$) Source T_{min} to T_{max} Sink T_{min} to T_{max} Sink $-55^{\circ}C$ to $+85^{\circ}C$			10 5 5 —			10 5 5 —			10 5 5 —	mA mA μA mA
TEMPERATURE RANGE Specified Operating			0 —65			+70 —65			0 —65	+70 +150 $^{\circ}C$ $^{\circ}C$
PACKAGE OPTION ² TO-5 (H-03B)			AD581JH			AD581KH			AD581LH	

Model	AD581S			AD581T			AD581U			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE (Error from nominal 10,000V output)			± 30			± 10			± 5	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from $+25^{\circ}C$ Value, T_{min} to T_{max} (Temperature Coefficient)			± 30 30			± 15 15			± 10 10	mV ppm/ $^{\circ}C$
LINE REGULATION $15V \leq V_{IN} \leq 30V$ $13V \leq V_{IN} \leq 15V$			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)	mV %/V mV %/V
LOAD REGULATION $0 \leq I_{OUT} \leq 5mA$			200 500			200 500			200 500	$\mu V/mA$
QUIESCENT CURRENT			0.75 1.0			0.75 1.0			0.75 1.0	mA
TURN-ON SETTLING TIME TO 0.1% ¹			200			200			200	μs
NOISE (0.1 to 10Hz)			50			50			50	$\mu V/p-p$
LONG-TERM STABILITY			25			25			25	ppm/1000 hrs.
SHORT-CIRCUIT CURRENT			30			30			30	mA
OUTPUT CURRENT Source ($t_r + 25^{\circ}C$) Source T_{min} to T_{max} Sink T_{min} to T_{max} Sink $-55^{\circ}C$ to $+85^{\circ}C$			10 5 200 5			10 5 200 5			10 5 200 5	mA mA μA mA
TEMPERATURE RANGE Specified Operating			55 65			+125 +150			55 65	+125 +150 $^{\circ}C$ $^{\circ}C$
PACKAGE OPTION ² TO 5 (H 03B)			AD581SII			AD581TII			AD581UIH	

NOTES

- ¹See Figure 7.
²See Section 13 for package outline information.
 Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAX RATINGS

Input Voltage V_{IN} to Ground	40V
Power Dissipation ($t_r + 25^{\circ}C$)	600mW
Operating Junction Temperature Range	$-55^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (Soldering 10sec)	$+300^{\circ}C$
Thermal Resistance Junction-to-Ambient	150 $^{\circ}C/W$

Applying the AD581

APPLYING THE AD581

The AD581 is easy to use in virtually all precision reference applications. The three terminals are simply primary supply, ground, and output, with the case grounded. No external components are required even for high precision applications; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD581 requires less than 1mA quiescent current from an operating supply range of 12 to 30 volts.




Figure 1. AD581 Pin Configuration (Top View)

An external fine trim may be desired to set the output level to exactly 10.000 volts within less than a millivolt (calibrated to a main system reference). System calibration may also require a reference slightly different from 10.00 volts. In either case, the optional trim circuit shown in Figure 2 can offset the output by up to ± 30 millivolts (with the 22Ω resistor), if needed, with minimal effect on other device characteristics.




Figure 2. Optional Fine Trim Configuration




Figure 3. Simplified Schematic

VOLTAGE VARIATION vs. TEMPERATURE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of nonlinearities in temperature characteristics, which originated in standard Zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3, 5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD581 consistently follows the S-curve shown in Figure 4. Five-point measurement of each device guarantees the error band over the -55°C to +125°C range; three-point measurement guarantees the error band from 0 to +70°C.

The error band which is guaranteed with the AD581 is the maximum deviation from the initial value at +25°C; this error band is of more use to a designer than one which simply guarantees the maximum total change over the entire range (i.e., in the latter definition, all of the changes could occur in the positive direction). Thus, with a given grade of the AD581, the designer can easily determine the maximum total error from initial tolerance plus temperature variation (e.g., for the AD581T, the initial tolerance is ±10mV, the temperature error band is ±15mV, thus the unit is guaranteed to be 10.000 volts ±25mV from -55°C to +125°C).




Figure 4. Typical Temperature Characteristic

OUTPUT CURRENT CHARACTERISTICS

The AD581 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device are shown in Figure 5. Source current is displayed as negative current in the figure; sink current is displayed as positive current in the figure.




Figure 5. AD581 Output Voltage vs. Sink and Source Current

rent is positive. Note that the short circuit current (i.e., zero volts output) is about 28mA; when shorted to +15 volts, the sink current goes to about 20mA.

DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 6 displays the turn-on characteristic of the AD581. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within ±1 millivolt is about 180μs, and there is no long thermal tail appearing after the point.




Figure 6. Output Settling Characteristic




Figure 7. Spectral Noise Density and Total rms Noise vs. Frequency




Figure 8. Quiescent Current vs. Temperature

PRECISION HIGH CURRENT SUPPLY

The AD581 can be easily connected with power pnp or power darlington pnp devices to provide much greater output current capability. The circuit shown in Figure 9 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The 0.1 μ F capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.




Figure 9. High Current Precision Supply

CONNECTION FOR REDUCED PRIMARY SUPPLY

While line regulation is specified down to 13 volts, the typical AD581 will work as specified down to 12 volts or below. The current sink capability allows even lower supply voltage capability such as operation from 12V \pm 5% as shown in Figure 10. The 560 Ω resistor reduces the current supplied by the AD581 to a manageable level at full 5mA load. Note that the other bandgap references, without current sink capability, may be damaged by use in this circuit configuration.




Figure 10. 12-Volt Supply Connection

THE AD581 AS A CURRENT LIMITER

The AD581 represents an alternative to current limiter diodes which require factory selection to achieve a desired current. This approach often results in temperature coefficients of 1%/°C. The AD581 approach is not limited to a defined set current limit; it can be programmed from 0.75 to 5mA with the insertion of a single external resistor. Of course, the minimum voltage required to drive the connection is 13 volts. The AD580, which is a 2.5 volt reference, can be used in this type of circuit with compliance voltage down to 4.5 volts.




Figure 11. A Two-Component Precision Current Limiter

NEGATIVE 10-VOLT REFERENCE

The AD581 can also be used in a two-terminal "Zener" mode to provide a precision -10.00 volt reference. As shown in Figure 13, the V_{IN} and V_{OUT} terminals are connected together to the high supply (in this case, ground). The ground pin is connected through a resistor to the negative supply. The output is now taken from the ground pin instead of V_{OUT} . With 1mA flowing through the AD581 in this mode, a typical unit will show a 2mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from 0.2 Ω typical to 2 ohms. It is essential to arrange the output load and the supply resistor, R_S , so that the net current through the AD581 is always between 1 and 5mA. The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to -55°C to +85°C.

The AD581 can also be used in a two-terminal mode to develop a positive reference. V_{IN} and V_{OUT} are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 10.5 volts. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD581 always remains within its regulating range of 1 to 5mA.




Figure 12. Two-Terminal -10 Volt Reference

FEATURES

Four Programmable Output Voltages:

10.000V, 7.500V, 5.000V, 2.500V

Laser-Trimmed to High Accuracies

No External Components Required

Trimmed Temperature Coefficient:

5ppm/°C max, 0 to +70°C (AD584L)

15ppm/°C max, -55°C to +125°C (AD584T)

Zero Output Strobe Terminal Provided

Two Terminal Negative Reference

Capability (5V & Above)


Output Sources or Sinks Current

Low Quiescent Current: 1.0mA max


10mA Current Output Capability

AD584 PIN CONFIGURATIONS

8-Pin TO-99



20-Pin LCC



PRODUCT DESCRIPTION

The AD584 is an eight-terminal precision voltage reference offering pin-programmable selection of four popular output voltages: 10.000V, 7.500V, 5.000V and 2.500V. Other output voltages, above, below or between the four standard outputs, are available by the addition of external resistors. Input voltage may vary between 4.5 and 30 volts.

Laser Wafer Trimming (LWT) is used to adjust the pin-programmable output levels and temperature coefficients, resulting in the most flexible high precision voltage reference available in monolithic form.

In addition to the programmable output voltages, the AD584 offers a unique strobe terminal which permits the device to be turned on or off. When the AD584 is used as a power supply reference, the supply can be switched off with a single, low-power signal. In the "off" state the current drain by the AD584 is reduced to about 100 μ A. In the "on" state the total supply current is typically 750 μ A including the output buffer amplifier.

The AD584 is recommended for use as a reference for 8-, 10- or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters of up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD584J, K, and L are specified for operation from 0 to +70°C; the AD584S and T are specified for the -55°C to +125°C range. All grades are packaged in a hermetically-sealed eight-terminal TO-99 metal can.

PRODUCT HIGHLIGHTS

1. The flexibility of the AD584 eliminates the need to design-in and inventory several different voltage references. Furthermore one AD584 can serve as several references simultaneously when buffered properly.
2. Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD584LH has a maximum deviation from 10.000 volts of ± 7.25 mV from 0 to +70°C.
3. The AD584 can be operated in a two-terminal "Zener" mode at 5 volts output and above. By connecting the input and the output, the AD584 can be used in this "Zener" configuration as a negative reference.
4. The output of the AD584 is configured to sink or source currents. This means that small reverse currents can be tolerated in circuits using the AD584 without damage to the reference and without disturbing the output voltage (10V, 7.5V and 5V outputs).

*Covered by U.S. Patent No. 3,887,863; RE 30,586

SPECIFICATIONS (@ $V_{IN} = 15V$ and $25^{\circ}C$)

Model	AD584J			AD584K			AD584L			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE Maximum Error ¹ for Nominal Outputs of:										
10.000V			±30			±10			±5	mV
7.500V			±20			±8			±4	mV
5.000V			±15			±6			±3	mV
2.500V			±7.5			±3.5			±2.5	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from +25°C Value, T_{min} to T_{max} ²										
10.000, 7.500V Outputs			30			15			5	ppm/°C
2.500V Output			30			15			10	ppm/°C
Differential Temperature Coefficients Between Outputs		5			3			3		ppm/°C
QUIESCENT CURRENT		0.75	1.0		0.75	1.0		0.75	1.0	mA
Temperature Variation		1.5			1.5			1.5		μA/°C
TURN-ON/SETTLING TIME TO 0.1%		200			200			200		μs
NOISE (0.1 to 10Hz)		50			50			50		μV p-p
LONG-TERM STABILITY		25			25			25		ppm/1000 Hrs.
SHORT-CIRCUIT CURRENT		30			30			30		mA
LINE REGULATION (No Load) 15V ≤ V_{IN} ≤ 30V ($V_{OUT} + 2.5V$) ≤ V_{IN} ≤ 15V			0.002 0.005			0.002 0.005			0.002 0.005	%/V %/V
LOAD REGULATION 0 ≤ I_{OUT} ≤ 5mA, All Outputs		20	50		20	50		20	50	ppm/mA
OUTPUT CURRENT $V_{IN} \cong V_{OUT} + 2.5V$ Source ($\alpha + 25^{\circ}C$) Source T_{min} to T_{max} Sink T_{min} to T_{max} Sink $-55^{\circ}C$ to $+85^{\circ}C$	10 5 5 -			10 5 5 -			10 5 5 -			mA mA mA mA
TEMPERATURE RANGE										
Operating	0		+70	0		+70	0		+70	°C
Storage	-65		+175	-65		+175	-65		+175	°C
PACKAGE OPTIONS ³										
TO-99 (H-08A)		AD584JH			AD584KH			AD584LH		
LCC (E-20A)		AD584JE			AD584KE			AD584LE		

NOTES

¹At Pin 1.

²Calculated as average over the operating temperature range.

³See Section 13 for package outline information.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAX RATINGS

Input Voltage V_{IN} to Ground 40V

Power Dissipation ($\alpha + 25^{\circ}C$) 600mW

Operating Junction Temperature Range $-55^{\circ}C$ to $+125^{\circ}C$

Lead Temperature (Soldering 10sec) $+300^{\circ}C$

Thermal Resistance

Junction-to-Ambient (H-08A) 150°C/W

(E-20A) 120°C/W

Model	AD584S			AD584T			Units
	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE Maximum Error ¹ for Nominal Outputs of:							
10.000V			± 30			± 10	mV
7.500V			± 20			± 8	mV
5.000V			± 15			± 6	mV
2.500V			± 7.5			± 3.5	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from +25°C Value, T _{min} to T _{max} ²							
10.000, 7.500, 5.000V Outputs			30			15	ppm/°C
2.500V Output			30			20	ppm/°C
Differential Temperature Coefficients Between Outputs		5			3		ppm/°C
QUIESCENT CURRENT Temperature Variation		0.75	1.0		0.75	1.0	mA
		1.5			1.5		μA/°C
TURN-ON SETTLING TIME TO 0.1%		200			200		μs
NOISE (0.1 to 10Hz)		50			50		μV p-p
LONG-TERM STABILITY		25			25		ppm/1000 Hrs.
SHORT-CIRCUIT CURRENT		30			30		mA
LINE REGULATION (No Load)							
15V ≤ V _{IN} ≤ 30V			0.002			0.002	%/V
(V _{OUT} + 2.5V) ≤ V _{IN} ≤ 15V			0.005			0.005	%/V
LOAD REGULATION 0 ≤ I _{OUT} ≤ 5mA, All Outputs		20	50		20	50	ppm/mA
OUTPUT CURRENT V _{IN} ≥ V _{OUT} + 2.5V							
Source (at +25°C)	10			10			mA
Source T _{min} to T _{max}	5			5			mA
Sink T _{min} to T _{max}	200			200			μA
Sink -55°C to +85°C	5			5			mA
TEMPERATURE RANGE							
Operating	-55		+125	-55		+125	°C
Storage	-65		+175	-65		+175	°C
PACKAGE OPTIONS ³							
TO-99 (H-08A)		AD584SH			AD584TH		
LCC (E-20A)		AD584SE			AD584TE		

NOTES

¹At Pin 1.

²Calculated as average over the operating temperature range.

³See Section 13 for package outline information.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.


Applying the AD584

APPLYING THE AD584

With power applied to pins 8 and 4 and all other pins open the AD584 will produce a buffered nominal 10.0V output between pins 1 and 4 (see Figure 1). The stabilized output voltage may be reduced to 7.5V, 5.0V or 2.5V by connecting the programming pins as follows:

OUTPUT VOLTAGE	PIN PROGRAMMING
7.5V	Join the 2.5V and 5.0V pins (2) and (3).
5.0V	Connect the 5.0V pin (2) to the output pin (1).
2.5V	Connect the 2.5V pin (3) to the output pin (1).

The options shown above are available without the use of any additional components. Multiple outputs using only one AD584, are also possible by simply buffering each voltage programming pin with a unity-gain noninverting op amp.



*THE 2.5V TAP IS USED INTERNALLY AS A BIAS POINT AND SHOULD NOT BE CHANGED BY MORE THAN 100mV IN ANY TRIM CONFIGURATION.

Figure 1. Variable Output Options

The AD584 can also be programmed over a wide range of output voltages, including voltages greater than 10V, by the addition of one or more external resistors. Figure 1 illustrates the general adjustment procedure, with approximate values given for the internal resistors of the AD584. The AD584 may be modeled as an op amp with a noninverting feedback connection, driven by a high stability 1.215 volt bandgap reference (see Figure 3 for schematic).

When the feedback ratio is adjusted with external resistors, the output amplifier can be made to multiply the reference voltage by almost any convenient amount, making popular outputs of 10.24V, 5.12V, 2.56V or 6.3V easy to obtain. The most general adjustment (which gives the greatest range and poorest resolution) uses R1 and R2 alone (see Figure 1). As R1 is adjusted to its upper limit the 2.5V pin 3 will be connected to the output, which will reduce to 2.5V. As R1 is adjusted to its lower limit, the output voltage will rise to a value limited by R2. For example, if R2 is about 6kΩ, the upper limit of the output range will be about 20V even for large values of R1. R2 should

not be omitted; its value should be chosen to limit the output to a value which can be tolerated by the load circuits. If R2 is zero, adjusting R1 to its lower limit will result in a loss of control over the output voltage. If precision voltages are required to be set at levels other than the standard outputs, the 20% absolute tolerance in the internal resistor ladder must be accounted for.

Alternatively, the output voltage can be raised by loading the 2.5V tap with R3 alone. The output voltage can be lowered by connecting R4 alone. Either of these resistors can be a fixed resistor selected by test or an adjustable resistor. In all cases the resistors should have a low temperature coefficient to match the AD584 internal resistors, which have a negative T.C. less than 60ppm/°C. If both R3 and R4 are used, these resistors should have matched temperature coefficients.

When only small adjustments or trims are required, the circuit of Figure 2 offers better resolution over a limited trim range. The circuit can be programmed to 5.0V, 7.5V or 10V and adjusted by means of R1 over a range of about ±200mV. To trim the 2.5V output option, R2 (Figure 2) can be reconnected to the bandgap reference (pin 6). In this configuration, the adjustment should be limited to ±100mV in order to avoid affecting the performance of the AD584.




Figure 2. Output Trimming




Figure 3. Schematic Diagram

PERFORMANCE OVER TEMPERATURE

Each AD584 is tested at five temperatures over the -55°C to $+125^{\circ}\text{C}$ range to ensure that each device falls within the Maximum Error Band (see Figure 4) specified for a particular grade (i.e., S and T grades); three-point measurement guarantees performance within the error band from 0 to $+70^{\circ}\text{C}$ (i.e., J, K, or L grades). The error band guaranteed for the AD584 is the maximum deviation from the initial value at $+25^{\circ}\text{C}$. Thus, given the grade of the AD584, the designer can easily determine the maximum total error from initial tolerance plus temperature variation. For example, for the AD584T, the initial tolerance is $\pm 10\text{mV}$ and the error band is $\pm 15\text{mV}$. Hence, the unit is guaranteed to be 10.000 volts $\pm 25\text{mV}$ from -55°C to $+125^{\circ}\text{C}$.




Figure 4. Typical Temperature Characteristic

OUTPUT CURRENT CHARACTERISTICS

The AD584 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device is shown in Figure 5. Source current is displayed as negative current in the figure; sink current is positive. Note that the short circuit current (i.e., zero volts output) is about 28mA; when shorted to +15 volts, the sink current goes to about 20mA.




Figure 5. AD584 Output Voltage vs. Sink and Source Current

DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not

needed, and yet respond quickly when the power is turned on for operation. Figure 6 displays the turn-on characteristic of the AD584. Figure 6a is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within ± 1 millivolt is about $180\mu\text{s}$, and there is no long thermal tail appearing after the point.





Figure 6. Output Settling Characteristic

NOISE FILTERING

The bandwidth of the output amplifier in the AD584 can be reduced to filter the output noise. A capacitor ranging between $0.01\mu\text{F}$ and $0.1\mu\text{F}$ connected between the Cap and V_{BG} terminals will further reduce the wideband and feedthrough noise in the output of the AD584, as shown in Figure 8. However, this will tend to increase the turn-on settling time of the device so ample warm-up time should be allowed.



*INCREASES COLD START TURN ON TIME

Figure 7. Additional Noise Filtering with an External Capacitor




Figure 8. Spectral Noise Density and Total rms Noise vs. Frequency

Applications of the AD584

USING THE STROBE TERMINAL

The AD584 has a strobe input which can be used to zero the output. This unique feature permits a variety of new applications in signal and power conditioning circuits.

Figure 9 illustrates the strobe connection. A simple NPN switch can be used to translate a TTL logic signal into a strobe of the output. The AD584 operates normally when there is no current drawn from pin 5. Bringing this terminal low, to less than 200mV, will allow the output voltage to go to zero. In this mode the AD584 should not be required to source or sink current (unless a 0.7V residual output is permissible). If the AD584 is required to sink a transient current while strobed off, the strobe terminal input current should be limited by a 100Ω resistor as shown in Figure 9.

The strobe terminal will tolerate up to 5μA leakage and its driver should be capable of sinking 500μA continuous. A low leakage open collector gate can be used to drive the strobe terminal directly, provided the gate can withstand the AD584 output voltage plus one volt.




Figure 9. Use of the Strobe Terminal

PRECISION HIGH CURRENT SUPPLY

The AD584 can be easily connected to a power PNP or power Darlington PNP device to provide much greater output current capability. The circuit shown in Figure 10 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The 0.1μF capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.




Figure 10. High Current Precision Supply

The AD584 can also use an NPN or Darlington NPN transistor to boost its output current. Simply connect the 10V output terminal of the AD584 to the base of the NPN booster and take the output from the booster emitter as shown in Figure 11. The 5.0V or 2.5V pin must connect to the actual output in this configuration. Variable or adjustable outputs (as shown in Figures 1 and 2) may be combined with +5.0V connection to obtain outputs above +5.0V.




Figure 11. NPN Output Current Booster

THE AD584 AS A CURRENT LIMITER

The AD584 represents an alternative to current limiter diodes which require factory selection to achieve a desired current. Use of current limiting diodes often results in temperature coefficients of 1%/°C. Use of the AD584 in this mode is not limited to a set current limit; it can be programmed from 0.75 to 5mA with the insertion of a single external resistor (see Figure 12). Of course, the minimum voltage required to drive the connection is 5 volts.




Figure 12. A Two-Component Precision Current Limiter

NEGATIVE REFERENCE VOLTAGES FROM AN AD584

The AD584 can also be used in a two-terminal "zener" mode to provide a precision -10, -7.5 or -5.0 volt reference. As shown in Figure 13, the VIN and VOUT terminals are connected together to the positive supply (in this case, ground). The AD584 common pin is connected through a resistor to the negative supply. The output is now taken from the common pin instead of VOUT. With 1mA flowing through the AD584 in this mode, a typical unit will show a 2mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from 0.2Ω typical to 2Ω. It is essential to arrange the output load and the supply resistor, RS, so that the net current through the AD584 is always between 1 and 5mA. The temperature characteristics and long-term stability of the




Figure 13. Two-Terminal -5 Volt Reference

device will be essentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to -55°C to $+85^{\circ}\text{C}$.

The AD584 can also be used in a two-terminal mode to develop a positive reference. V_{IN} and V_{OUT} are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 0.5 volts above the desired output voltage. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD584 always remains within its regulating range of 1 to 5mA.

10 VOLT REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD584 is ideal for application with the entire AD7520 series of 10- and 12-bit multiplying CMOS D/A converters, especially for low power applications. It is equally suitable for the AD7574 8-bit A/D converter. In the standard hook-up as shown in Figure 14, the standard output voltages are inverted by

the amplifier/DAC configuration to produce converted voltage ranges. For example, a +10V reference produces a 0 to -10V range. If an AD308 amplifier is used, total quiescent supply current will typically be 2mA. The AD584 will normally be used in the -10 volt mode with the AD7574 to give a 0 to +10 volt ADC range. This is shown in Figure 16. Bipolar output applications and other operating details can be found in the data sheets for the CMOS products.




Figure 14. Low Power 10-Bit CMOS DAC Application

PRECISION D/A CONVERTER REFERENCE

The AD562, like many D/A converters, is designed to operate with a +10 volt reference element (Figure 15). In the AD562, this 10 volt reference voltage is converted into a reference current of approximately 0.5mA via the internal $19.95\text{k}\Omega$ resistor (in series with the external 100Ω trimmer). The gain temperature coefficient of the AD562 is primarily governed by the temperature tracking of the $19.95\text{k}\Omega$ resistor and the $5\text{k}/10\text{k}$




Figure 15. Precision 12-Bit D/A Converter

span resistors; this gain T.C. is guaranteed to 3ppm/°C. Thus, using the AD584L (at 5ppm/°C) as the 10 volt reference guarantees a maximum full scale temperature coefficient of 8ppm/°C over the commercial range. The 10 volt reference also supplies the normal 1mA bipolar offset current through the 9.95k bipolar offset resistor. The bipolar offset T.C. thus depends only on the T.C. matching of the bipolar offset resistor to the input reference resistor and is guaranteed to 3ppm/°C. Figure 17 demonstrates the flexibility of the AD584 applied to another popular D/A configuration.




Figure 16. AD584 as Negative 10 Volt Reference for CMOS ADC





Figure 17. Current Output 8-Bit D/A

METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).




PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-99, 8-PIN METAL PACKAGE.
 *INTERCONNECTIONS REQUIRED; SEE PIN DESIGNATIONS FOR INFORMATIONS.
 **NOT BROUGHT OUT IN PACKAGED DEVICE.

AD586

FEATURES

- Laser Trimmed to High Accuracy:**
5.000V \pm 2.5mV (L Grade)
- Trimmed Temperature Coefficient:**
5ppm/ $^{\circ}$ C max, 0 to +70 $^{\circ}$ C (L Grade)
10ppm/ $^{\circ}$ C max, -55 $^{\circ}$ C to +125 $^{\circ}$ C (T Grade)
- Noise Reduction Capability**
- Low Quiescent Current:** 3mA max
- Output Trim Capability**

AD586 FUNCTIONAL BLOCK DIAGRAM



NOTE: PINS 1, 3 & 7 ARE INTERNAL TEST POINTS.
MAKE NO CONNECTIONS TO THESE POINTS.

8

PRODUCT DESCRIPTION

The AD586 represents a major advance in the state-of-the-art in monolithic voltage references. Using a proprietary ion-implanted buried Zener diode and laser wafer trimming of high stability thin-film resistors, the AD586 provides outstanding performance at low cost.

The AD586 offers much higher performance than most other 5V references. Because the AD586 uses an industry standard pinout, many systems can be upgraded instantly with the AD586. The buried Zener approach to reference design provides lower noise and drift than bandgap voltage references. The AD586 offers a noise reduction pin which can be used to further reduce the noise level generated by the buried Zener.

The AD586 is recommended for use as a reference for 8-, 10-, 12-, 14- or 16-bit D/A converters which require an external precision reference. The device is also ideal for successive approximation or integrating A/D converters with up to 14 bits of accuracy and, in general, can offer better performance than the standard on-chip references.

The AD586J, K and L are specified for operation from 0 to +70 $^{\circ}$ C, and the AD586S and T are specified for -55 $^{\circ}$ C to +125 $^{\circ}$ C operation. All grades are packaged in an 8-pin cerdip package. The AD586J and the AD586K are also available in an 8-pin plastic surface mount small outline (SO) package.

PRODUCT HIGHLIGHTS

1. Laser trimming of both initial accuracy and temperature coefficients results in very low errors over temperature without the use of external components. The AD586L has a maximum deviation from 5.000V of \pm 3.625mV between 0 and +70 $^{\circ}$ C, and the AD586T guarantees \pm 7.5mV maximum total error between -55 $^{\circ}$ C and +125 $^{\circ}$ C.
2. For applications requiring higher precision, an optional fine-trim connection is provided.
3. Any system using an industry standard pinout reference can be upgraded instantly with the AD586.
4. Output noise of the AD586 is very low, typically 4 μ V p-p. A noise reduction pin is provided for additional noise filtering using an external capacitor.

SPECIFICATIONS ($T_A = +25^\circ\text{C}$, $V_{IN} = +15\text{V}$ unless otherwise specified)

Model	AD586J			AD586K			AD586L			AD586S			AD586T			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Output Voltage	4.980		5.020	4.995		5.005	4.9975		5.0025	4.990		5.010	4.9975		5.0025	V
Output Voltage Drift ¹ 0 to +70°C -55°C to +125°C			25			15			5			20			10	ppm/°C
Gain Adjustment	+6			+6			+6			+6			+6			%
Line Regulation ¹ 10.8V < V_{IN} < 36V T_{min} to T_{max}			100			100			100							± $\mu\text{V/V}$
11.4V < V_{IN} < 36V T_{min} to T_{max}												150		150		
Load Regulation ¹ Sourcing $0 < I_{OUT} < 10\text{mA}$ 25°C T_{min} to T_{max}			100			100			100			150		150	μV/mA	
Sinking $-10 < I_{OUT} < 0\text{mA}$ 25°C			100			100			100			150		150		
			400			400			400			400		400		
Quiescent Current	2		3	2		3	2		3	2		3	2		3	mA
Power Consumption			30			30			30			30			30	mW
Output Noise 0.1Hz to 10Hz Spectral Density, 100Hz			4			4			4			4			4	μV p-p nV/√Hz
			100			100			100			100			100	
Long-Term Stability			15			15			15			15			15	ppm/1000Hr
Short-Circuit Current-to-Ground			30			50			30			50			30	mA
Temperature Range Specified Performance Operating Performance ²	0		+70	0		+70	0		+70	-55		+125	-55		+125	°C
	-40		+85	-40		+85	-40		+85	-55		+125	-55		+125	

NOTES

¹Maximum output voltage drift is guaranteed for all packages and grades. Cerdip packaged parts are also 100% production tested.

²The operating temperature ranged is defined as the temperatures extremes at which the device will still function. Parts may deviate from their specified performance outside their specified temperature range.

Specifications subject to change without notice.

Specifications in boldface are tested on all production units at final electrical test. Result from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units unless otherwise specified.


ABSOLUTE MAXIMUM RATINGS*

V_{IN} to Ground	36V
Power Dissipation (25°C)	500mW
Storage Temperature	-65°C to +150°C
Lead Temp (Soldering, 10sec)	300°C
Package Thermal Resistance	
θ_{JC}	22°C/W
θ_{JA}	110°C/W

Output Protection: Output safe for indefinite short to ground or V_{IN} .

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CONNECTION DIAGRAM




DIE SPECIFICATIONS

The following specifications are tested at the die level for AD586JCHIPS. These die are probed at 25°C only.
($T_A = +25^\circ\text{C}$, $V_{IN} = +15\text{V}$ unless otherwise specified)

Parameter	AD586JCHIPS			Units
	Min	Typ	Max	
Output Voltage	4.980		5.020	V
Gain Adjustment	+6 -2			%
Line Regulation	10.8V < V_{IN} < 36V			$\pm \mu\text{V/V}$
Load Regulation	Sourcing $0 < I_{OUT} < 10\text{mA}$			$\mu\text{V/mA}$
	Sinking $-10 < I_{OUT} < 0\text{mA}$			$\mu\text{V/mA}$
Quiescent Current	3			mA
Short-Circuit Current-to-Ground	50			mA

DIE LAYOUT



Die Size: 0.081 × 0.060 inches

NOTES

¹Both V_{OUT} pads should be connected to the output.

Die Thickness: The standard thickness of Analog Devices Bipolar dice is 24 mils \pm 2 mils.

Die Dimensions: The dimensions given have a tolerance of \pm 2 mils.

Backing: The standard backside surface is silicon (not plated). Analog Devices does not recommend gold-backed dice for most applications.

Edges: A diamond saw is used to separate wafers into dice thus providing perpendicular edges half-way through the die.

In contrast to scribed dice, this technique provides a more uniform die shape and size. The perpendicular edges facilitate handling (such as tweezer pick-up) while the uniform shape and size simplifies substrate design and die attach.

Top Surface: The standard top surface of the die is covered by a layer of glassivation. All areas are covered except bonding pads and scribe lines.

Surface Metalization: The metalization to Analog Devices bipolar dice is aluminum. Minimum thickness is 10,000Å.

Bonding Pads: All bonding pads have a minimum size of 4 mils by 4 mils. The passivation windows have 3.5 mils by 3.5 mils minimum.

ORDERING GUIDE

Model	Initial Error mV	Temp. Coefficient ppm/°C	Temp. Range °C	Package Options*
AD586JQ	20	25	0 to +70	Cerdip (Q-8)
AD586JR	20	25	0 to +70	SOIC (R-8)
AD586KQ	5	15	0 to +70	Cerdip (Q-8)
AD586KR	5	15	0 to +70	SOIC (R-8)
AD586LQ	2.5	5	0 to +70	Cerdip (Q-8)
AD586SQ	10	20	-55 to +125	Cerdip (Q-8)
AD586TQ	2.5	10	-55 to +125	Cerdip (Q-8)
AD586JCHIPS	20	25	0 to +70	-

*See Section 13 for package outline information.

THEORY OF OPERATION

The AD586 consists of a proprietary buried Zener diode reference, an amplifier to buffer the output and several high stability thin-film resistors as shown in the block diagram in Figure 1. This design results in a high precision monolithic 5V output reference with initial offset of 2.5mV or less. The temperature compensation circuitry provides the device with a temperature coefficient of under 5 ppm/°C.




Figure 1. AD586 Functional Block Diagram

Using the bias compensation resistor between the Zener output and the noninverting input to the amplifier, a capacitor can be added at the NOISE REDUCTION pin (Pin 8) to form a low pass filter and reduce the noise contribution of the Zener to the circuit.

APPLYING THE AD586

The AD586 is simple to use in virtually all precision reference applications. When power is applied to Pin 2 and Pin 4 is grounded, Pin 6 provides a 5V output. No external components are required; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD586 requires less than 3mA quiescent current from an operating supply of +12V or +15V.

An external fine trim may be desired to set the output level to exactly 5.000V (calibrated to a main system reference). System calibration may also require a reference voltage that is slightly different from 5.000V, for example, 5.12V for binary applications. In either case, the optional trim circuit shown in Figure 2 can offset the output by as much as 300mV, if desired, with minimal effect on other device characteristics.




Figure 2. Optional Fine Trim Configuration

NOISE PERFORMANCE AND REDUCTION

The noise generated by the AD586 is typically less than 4μV p-p over the 0.1Hz to 10Hz band. Noise in a 1MHz bandwidth is approximately 200μV p-p. The dominant source of this noise is the buried Zener which contributes approximately 100nV/√Hz. In comparison, the op amp's contribution is negligible. Figure 3 shows the 0.1Hz to 10Hz noise of a typical AD586. The noise measurement is made with a bandpass filter made of a 1-pole high-pass filter with a corner frequency at 0.1Hz and a 2-pole low-pass filter with a corner frequency at 12.6Hz to create a filter with a 9.922Hz bandwidth.




Figure 3. 0.1Hz to 10Hz Noise

If further noise reduction is desired, an external capacitor may be added between the NOISE REDUCTION pin and ground as shown in Figure 2. This capacitor, combined with the 4kΩ R_S and the Zener resistances form a low-pass filter on the output of the Zener cell. A 1μF capacitor will have a 3dB point at 12Hz, and it will reduce the high-frequency (to 1MHz) noise to about 160μV p-p. Figure 4 shows the 1MHz noise of a typical AD586 both with and without a 1μF capacitor.





Figure 4. Effect of 1μF Noise Reduction Capacitor on Broadband Noise

TURN-ON TIME


Upon application of power (cold start), the time required for the output voltage to reach its final value within a specified error band is defined as the turn-on settling time. Two components normally associated with this are: the time for the active circuits to settle, and the time for the thermal gradients on the chip to stabilize. Figure 5 shows the turn-on characteristics of the AD586. It shows the settling to be about 60μsec to 0.01%. Note the absence of any thermal tails when the horizontal scale is expanded to 1ms/cm in Figure 5b.

AD586 Circuit Operation


Output turn-on time is modified when an external noise reduction capacitor is used. When present, this capacitor acts as an additional load to the internal Zener diode's current source, resulting in a somewhat longer turn-on time. In the case of a $1\mu\text{F}$ capacitor, the initial turn-on time is approximately 400ms to 0.01% (see Figure 5c).



a. Electrical Turn-On



b. Extended Time Scale



c. Turn-on with $1\mu\text{F } C_N$

Figure 5. Turn-on Characteristics

DYNAMIC PERFORMANCE

The output buffer amplifier is designed to provide the AD586 with static and dynamic load regulation superior to less complete references.

Many A/D and D/A converters present transient current loads to the reference, and poor reference response can degrade the converter's performance.

Figure 6 displays the characteristics of the AD586 output amplifier driving a 0 to 10mA load.




Figure 6a. Transient Load Test Circuit




Figure 6b. Large-Scale Transient Response




Figure 6c. Fine-Scale Settling for Transient Load

In some applications, a varying load may be both resistive and capacitive in nature, or the load may be connected to the AD586 by a long capacitive cable.

Figure 7 displays the output amplifier characteristics driving a 1000pF, 0 to 10mA load.




Figure 7a. Capacitive Load Transient Response Test Circuit




Figure 7b. Output Response with Capacitive Load

LOAD REGULATION

The AD586 has excellent load regulation characteristics. Figure 8 shows that varying the load several mA changes the output by a few μV . The AD586 has somewhat better load regulation performance sourcing current than sinking current.




Figure 8. Typical Load Regulation Characteristics

TEMPERATURE PERFORMANCE

The AD586 is designed for precision reference applications where temperature performance is critical. Extensive temperature testing ensures that the device's high level of performance is maintained over the operating temperature range.

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., ppm/°C. However, because of nonlinearities in temperature characteristics which originated in standard Zener references (such as "S" type characteristics), most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves the measurement of the output at three or more different temperatures to specify an output voltage error band.

Figure 9 shows the typical output voltage drift for the AD586L and illustrates the test methodology. The box in Figure 9 is bounded on the sides by the operating temperature extremes, and on the top and the bottom by the maximum and minimum output voltages measured over the operating temperature range. The slope of the diagonal drawn from the lower left to the upper right corner of the box determines the performance grade of the device.




Figure 9. Typical AD586L Temperature Drift

Each AD586JQ, KQ and LQ grade unit is tested at 0, +25°C and +70°C. Each AD586SQ and TQ grade unit is tested at -55°C, +25°C and +125°C. This approach ensures that the variations of output voltage that occur as the temperature changes within the specified range will be contained within a box whose diagonal has a slope equal to the maximum specified drift. The position of the box on the vertical scale will change from device to device as initial error and the shape of the curve vary. The maximum height of the box for the appropriate temperature range and device grade is shown in Figure 10. Duplication of these results requires a combination of high accuracy and stable temperature control in a test system. Evaluation of the AD586 will produce a curve similar to that in Figure 9, but output readings may vary depending on the test methods and equipment utilized.

DEVICE GRADE	MAXIMUM OUTPUT CHANGE (mV)		
	0 TO +70°C	-55°C TO +125°C	
AD586J	8.75	18.00	
AD586K	5.25		
AD586L	1.75		
AD586S			9.00
AD586T			

Figure 10. Maximum Output Change in mV

NEGATIVE REFERENCE VOLTAGE FROM AN AD586

The AD586 can be used to provide a precision -5.000V output as shown in Figure 11. The V_{IN} pin is tied to at least a $+6\text{V}$ supply, the output pin is grounded, and the AD586 ground pin is connected through a resistor, R_S , to a -15V supply. The -5V output is now taken from the ground pin (Pin 4) instead of V_{OUT} . It is essential to arrange the output load and the supply resistor R_S so that the net current through the AD586 is between 2.5mA and 10.0mA . The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard $+5\text{V}$ output configuration.




Figure 11. AD586 as a Negative 5V Reference

USING THE AD586 WITH CONVERTERS

The AD586 is an ideal reference for a wide variety of 8-, 12-, 14- and 16-bit A/D and D/A converters. Several representative examples follow.

5V REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD586 is ideal for applications with 10- and 12-bit multiplying CMOS D/A converters. In the standard hookup, as shown in Figure 12, the AD586 is paired with the AD7545 12-bit multiplying DAC and the AD711 high-speed BiFET Op Amp. The amplifier DAC configuration produces a unipolar 0 to -5V output range. Bipolar output applications and other operating details can be found on the individual product data sheets.




Figure 12. Low-Power 12-Bit CMOS DAC Application

The AD586 can also be used as a precision reference for multiple DACs. Figure 13 shows the AD586, the AD7628 dual DAC and the AD712 dual op amp hooked up for single supply operation

to produce 0 to -5V outputs. Because both DACs are on the same die and share a common reference and output op amps, the DAC outputs will exhibit similar gain TCs.




Figure 13. AD586 as a 5V Reference for a CMOS Dual DAC

STACKED PRECISION REFERENCES FOR MULTIPLE VOLTAGES

Often, a design requires several reference voltages. Three AD586s can be stacked, as shown in Figure 14, to produce $+5.000\text{V}$, $+10.000\text{V}$, and $+15.000\text{V}$ outputs. This scheme can be extended to any number of AD586s as long as the maximum load current is not exceeded. This design provides the additional advantage of improved line regulation on the $+5.0\text{V}$ output. Changes in V_{IN} of $+18\text{V}$ to $+50\text{V}$ produces an output change that is below the noise level of the references.




Figure 14. Multiple AD586s Stacked for Precision 5V, 10V and 15V Outputs

PRECISION CURRENT SOURCE

The design of the AD586 allows it to be easily configured as a current source. By choosing the control resistor R_C in Figure 15, you can vary the load current from the quiescent current (2mA typically) to approximately 10mA. The compliance voltage of this circuit varies from about +5V to +21V depending upon the value of V_{IN} .




Figure 15. Precision Current Source

PRECISION HIGH CURRENT SUPPLY

For higher currents, the AD586 can easily be connected to a power PNP or power Darlington PNP device. The circuit in Figure 16 can deliver up to 4 amps to the load. The 0.1μF

capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high-frequency supply rejection results can be obtained by removing the capacitor.




Figure 16a. Precision High-Current Current Source





Figure 16b. Precision High-Current Voltage Source

FEATURES

Laser Trimmed to High Accuracy:
10.000V \pm 5mV (L and U Grades)
Trimmed Temperature Coefficient:
5ppm/ $^{\circ}$ C max, (L and U Grades)
Noise Reduction Capability
Low Quiescent Current: 4mA max
Output Trim Capability

AD587 FUNCTIONAL BLOCK DIAGRAM



NOTE: MAKE NO CONNECTIONS TO PINS 1, 7 AND 8.

PRODUCT DESCRIPTION

The AD587 represents a major advance in the state-of-the-art in monolithic voltage references. Using a proprietary ion-implanted buried Zener diode and laser wafer trimming of high stability thin-film resistors, the AD587 provides outstanding performance at low cost.

The AD587 offers much higher performance than most other 10V references. Because the AD587 uses an industry standard pinout, many systems can be upgraded instantly with the AD587. The buried Zener approach to reference design provides lower noise and drift than band-gap voltage references. The AD587 offers a noise reduction pin which can be used to further reduce the noise level generated by the buried Zener.

The AD587 is recommended for use as a reference for 8-, 10-, 12-, 14- or 16-bit D/A converters which require an external precision reference. The device is also ideal for successive approximation or integrating A/D converters with up to 14 bits of accuracy and, in general, can offer better performance than the standard on-chip references.

The AD587J, K and L are specified for operation from 0 to +70 $^{\circ}$ C, and the AD587S, T and U are specified for -55 $^{\circ}$ C to +125 $^{\circ}$ C operation. All grades are available in 8-pin cerdip. The J version is also available in an 8-pin Small Outline IC (SOIC) package for surface mount applications.

PRODUCT HIGHLIGHTS

1. Laser trimming of both initial accuracy and temperature coefficients results in very low errors over temperature without the use of external components. The AD587L has a maximum deviation from 10.000V of \pm 8.5mV between 0 and +70 $^{\circ}$ C, and the AD587U guarantees \pm 14mV maximum total error between -55 $^{\circ}$ C and +125 $^{\circ}$ C.
2. For applications requiring higher precision, an optional fine-trim connection is provided.
3. Any system using an industry standard pinout 10 volt reference can be upgraded instantly with the AD587.
4. Output noise of the AD587 is very low, typically 4 μ V p-p. A noise reduction pin is provided for additional noise filtering using an external capacitor.

SPECIFICATIONS ($T_A = +25^\circ\text{C}$, $V_{IN} = +15\text{V}$ unless otherwise specified)

Model	AD587J/S			AD587K/T			AD587L/U			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Output Voltage	9.990		10.010	9.995		10.005	9.995		10.005	V
Output Voltage Drift ¹ 0 to +70°C -55°C to +125°C			20 20			10 10			5 5	ppm/°C
Gain Adjustment	+3 -1			+3 -1			+3 -1			%
Line Regulation ¹ 13.5V ≤ V _{IN} ≤ 36V T _{min} to T _{max}			100			100			100	± μV/V
Load Regulation ¹ Sourcing 0 < I _{OUT} < 10mA T _{min} to T _{max} Sinking -10 < I _{OUT} < 0mA T _{min} to T _{max}			100			100			100	± μV/mA
Quiescent Current		2	4		2	4		2	4	mA
Power Dissipation		30			30			30		mW
Output Noise 0.1Hz to 10Hz Spectral Density, 100Hz			4 100			4 100			4 100	μV p-p nV/√Hz
Long-Term Stability		15			15			15		± ppm/1000Hr
Short-Circuit Current-to-Ground		30	50		30	50		30	50	mA
Short-Circuit Current-to-V _{IN}		30	50		30	50		30	50	mA
Temperature Range										
Specified Performance (J, K, L)	0		+70	0		+70	0		+70	°C
Operating Performance (J, K, L) ²	-40		+85	-40		+85	-40		+85	
Specified Performance (S, T, U)	-55		+125	-55		+125	-55		+125	
Operating Performance (S, T, U) ²	-55		+125	-55		+125	-55		+125	

NOTES

¹Spec is guaranteed for all packages and grades. Cerdip packaged parts are 100% production tested.

²The operating temperature range is defined as the temperatures extremes at which the device will still function.

Parts may deviate from their specified performance outside their specified temperature range.

Specifications subject to change without notice.


Specifications in **boldface** are tested on all production units at final electrical test. Result from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS*

V_{IN} to Ground	36V
Power Dissipation (25°C)	500mW
Storage Temperature	-65°C to +150°C
Lead Temp (Soldering, 10sec)	300°C
Package Thermal Resistance	
θ_{JC}	22°C/W
θ_{JA}	110°C/W
Output Protection: Output safe for indefinite short to ground and momentary short to V_{IN} .	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CONNECTION DIAGRAM



DIE SPECIFICATIONS

The following specifications are tested at the die level for AD587JCHIPS. These die are probed at 25°C only. ($T_A = +25^\circ$, $V_{IN} = +15V$ unless otherwise specified)

Parameter	AD587JCHIPS			Units
	Min	Typ	Max	
Output Voltage	9.990		10.010	V
Gain Adjustment	-1		3	%
Line Regulation 10.8V < V_{IN} < 36V			100	$\pm \mu V/V$
Load Regulation			100	$\mu V/mA$
Sourcing $0 < I_{OUT} < 10mA$			100	$\mu V/mA$
Sinking $-10 < I_{OUT} < 0mA$			100	$\mu V/mA$
Quiescent Current		2	4	mA
Output Sink Current			100	$\mu V/mA$
Short-Circuit Current-to-Ground			50	mA
Short-Circuit Current-to- V_{OUT}			50	mA

NOTES

¹Both V_{OUT} pads should be connected to the output.

²Sense and force grounds must be tied together.

Die Thickness: The standard thickness of Analog Devices Bipolar dice is 24 mils ± 2 mils.

Die Dimensions: The dimensions given have a tolerance of ± 2 mils.

Backing: The standard backside surface is silicon (not plated). Analog Devices does not recommend gold-backed dice for most applications.

Edges: A diamond saw is used to separate wafers into dice thus providing perpendicular edges half-way through the die.


In contrast to scribed dice, this technique provides a more uniform die shape and size. The perpendicular edges facilitate handling (such as tweezer pick-up) while the uniform shape and size simplifies substrate design and die attach.

Top Surface: The standard top surface of the die is covered by a layer of glassivation. All areas are covered except bonding pads and scribe lines.

Surface Metallization: The metallization to Analog Devices bipolar dice is aluminum. Minimum thickness is 10,000Å.

Bonding Pads: All bonding pads have a minimum size of 4 mils by 4 mils. The passivation windows have 3.5 mils by 3.5 mils minimum.

DIE LAYOUT



Die Size: 0.052 x 0.039 inches

ORDERING GUIDE

Model	Initial Error mV	Temp. Coefficient ppm/°C	Temp. Range °C	Package Options*
AD587IQ	10	20	0 to +70	CerDip (Q-8)
AD587JR	10	20	0 to +70	SO (R-8)
AD587KQ	5	10	0 to +70	CerDip (Q-8)
AD587LQ	5	5	0 to +70	CerDip (Q-8)
AD587SQ	20	20	-55 to +125	CerDip (Q-8)
AD587TQ	10	10	-55 to +125	CerDip (Q-8)
AD587UQ	5	5	-55 to +125	CerDip (Q-8)
AD587JCHIPS	10	20	0 to +70	-

*See Section 13 for package outline information.

THEORY OF OPERATION

The AD587 consists of a proprietary buried Zener diode reference, an amplifier to buffer the output and several high stability thin-film resistors as shown in the block diagram in Figure 1. This design results in a high precision monolithic 10V output reference with initial offset of 5mV or less. The temperature compensation circuitry provides the device with a temperature coefficient of under 5ppm/°C.




Figure 1. AD587 Functional Block Diagram

A capacitor can be added at the NOISE REDUCTION pin (Pin 8) to form a low pass filter with R_S to reduce the noise contribution of the Zener to the circuit.

APPLYING THE AD587

The AD587 is simple to use in virtually all precision reference applications. When power is applied to Pin 2, and Pin 4 is grounded, Pin 6 provides a 10V output. No external components are required; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD587 requires less than 4mA quiescent current from an operating supply of +15V.

Fine trimming may be desired to set the output level to exactly 10.000V (calibrated to a main system reference). System calibration may also require a reference voltage that is slightly different from 10.000V, for example, 10.24V for binary applications. In either case, the optional trim circuit shown in Figure 2 can offset the output by as much as 300mV, if desired, with minimal effect on other device characteristics.




Figure 2. Optional Fine Trim Configuration

NOISE PERFORMANCE AND REDUCTION

The noise generated by the AD587 is typically less than 4µV p-p over the 0.1Hz to 10Hz band. Noise in a 1MHz bandwidth is approximately 200µV p-p. The dominant source of this noise is the buried Zener which contributes approximately $100nV/\sqrt{Hz}$. In comparison, the op amp's contribution is negligible. Figure 3 shows the 0.1Hz to 10Hz noise of a typical AD587. The noise measurement is made with a bandpass filter made of a 1-pole high-pass filter with a corner frequency at 0.1Hz and a 2-pole low-pass filter with a corner frequency at 12.6Hz to create a filter with a 9.922Hz bandwidth.




Figure 3. 0.1Hz to 10Hz Noise

If further noise reduction is desired, an external capacitor may be added between the NOISE REDUCTION pin and ground as shown in Figure 2. This capacitor, combined with the 4kΩ R_S and the Zener resistances, form a low-pass filter on the output of the Zener cell. A 1µF capacitor will have a 3dB point at 40Hz, and it will reduce the high-frequency (to 1MHz) noise to about 160µV p-p. Figure 4 shows the 1MHz noise of a typical AD587 both with and without a 1µF capacitor.





Figure 4. Effect of 1µF Noise Reduction Capacitor on Broadband Noise

TURN-ON TIME


Upon application of power (cold start), the time required for the output voltage to reach its final value within a specified error band is defined as the turn-on settling time. Two components normally associated with this are: the time for the active circuits to settle, and the time for the thermal gradients on the chip to stabilize. Figure 5 shows the turn-on characteristics of the AD587. It shows the settling to be about 60µs to 0.01%. Note the absence of any thermal tails when the horizontal scale is expanded to 1ms/cm in Figure 5b.

AD587 Circuit Operation


Output turn-on time is modified when an external noise reduction capacitor is used. When present, this capacitor acts as an additional load to the internal Zener diode's current source, resulting in a somewhat longer turn-on time. In the case of a $1\mu\text{F}$ capacitor, the initial turn-on time is approximately 400ms to 0.01% (see Figure 5c).



a. Electrical Turn-On



b. Extended Time Scale



c. Turn-on with $1\mu\text{F}$ C_N

Figure 5. Turn-on Characteristics

DYNAMIC PERFORMANCE

The output buffer amplifier is designed to provide the AD587 with static and dynamic load regulation superior to less complete references.

Many A/D and D/A converters present transient current loads to the reference, and poor reference response can degrade the converter's performance.

Figure 6 displays the characteristics of the AD587 output amplifier driving a 0 to 10mA load.




Figure 6a. Transient Load Test Circuit




Figure 6b. Large-Scale Transient Response




Figure 6c. Fine Scale Settling for Transient Load

In some applications, a varying load may be both resistive and capacitive in nature, or the load may be connected to the AD587 by a long capacitive cable.

Figure 7 displays the output amplifier characteristics driving a 1000pF, 0 to 10mA load.




Figure 7a. Capacitive Load Transient Response Test Circuit




Figure 7b. Output Response with Capacitive Load

LOAD REGULATION

The AD587 has excellent load regulation characteristics. Figure 8 shows that varying the load several mA changes the output by only a few μV .




Figure 8. Typical Load Regulation Characteristics

TEMPERATURE PERFORMANCE

The AD587 is designed for precision reference applications where temperature performance is critical. Extensive temperature testing ensures that the device's high level of performance is maintained over the operating temperature range.

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., ppm/ $^{\circ}\text{C}$. However, because of nonlinearities in temperature characteristics which originated in standard Zener references (such as "S" type characteristics), most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves the measurement of the output at 3 or more different temperatures to specify an output voltage error band.

Figure 9 shows the typical output voltage drift for the AD587L and illustrates the test methodology. The box in Figure 9 is bounded on the sides by the operating temperature extremes, and on the top and the bottom by the maximum and minimum output voltages measured over the operating temperature range. The slope of the diagonal drawn from the lower left to the upper right corner of the box determines the performance grade of the device.




Figure 9. Typical AD587L Temperature Drift

Each AD587J, K, L grade unit is tested at 0, +25 $^{\circ}\text{C}$ and +70 $^{\circ}\text{C}$. Each AD587S, T, and U grade unit is tested at -55 $^{\circ}\text{C}$, +25 $^{\circ}\text{C}$ and +125 $^{\circ}\text{C}$. This approach ensures that the variations of output voltage that occur as the temperature changes within the specified range will be contained within a box whose diagonal has a slope equal to the maximum specified drift. The position of the box on the vertical scale will change from device to device as initial error and the shape of the curve vary. The maximum height of the box for the appropriate temperature range and device grade is shown in Figure 10. Duplication of these results requires a combination of high accuracy and stable temperature control in a test system. Evaluation of the AD587 will produce a curve similar to that in Figure 9, but output readings may vary depending on the test methods and equipment utilized.

DEVICE GRADE	MAXIMUM OUTPUT CHANGE (mV)		
	0 TO +70 $^{\circ}\text{C}$	-55 $^{\circ}\text{C}$ TO +125 $^{\circ}\text{C}$	
AD587J	24	46	
AD587K	12		
AD587L	8.5		
AD587S			23
AD587T			14
AD587U			

Figure 10. Maximum Output Change in mV

NEGATIVE REFERENCE VOLTAGE FROM AN AD587

The AD587 can be used to provide a precision -10.000V output as shown in Figure 11. The V_{IN} pin is tied to at least a $+3.5\text{V}$ supply, the output pin is grounded, and the AD587 ground pin is connected through a resistor, R_S , to a -15V supply. The -10V output is now taken from the ground pin (Pin 4) instead of V_{OUT} . It is essential to arrange the output load and the supply resistor R_S so that the net current through the AD587 is between 2.5mA and 10.0mA . The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard $+10\text{V}$ output configuration.




Figure 11. AD587 as a Negative 10V Reference

USING THE AD587 WITH CONVERTERS

The AD587 is an ideal reference for a wide variety of 8-, 12-, 14- and 16-bit A/D and D/A converters. Several representative examples follow.

10V REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD587 is ideal for applications with 10- and 12-bit multiplying CMOS D/A converters. In the standard hookup, as shown in Figure 12, the AD587 is paired with the AD7545 12-bit multiplying DAC and the AD711 high-speed BiFET Op Amp. The amplifier DAC configuration produces a unipolar 0 to -10V output range. Bipolar output applications and other operating details can be found on the individual product data sheets.




Figure 12. Low-Power 12-Bit CMOS DAC Application

The AD587 can also be used as a precision reference for multiple DACs. Figure 13 shows the AD587, the AD7628 dual DAC and the AD712 dual op amp hooked up for single supply operation to produce 0 to -10V outputs. Because both DACs are on the same die and share a common reference and output op amps; the DAC outputs will exhibit similar gain TCs.




Figure 13. AD587 as a 10V Reference for a CMOS Dual DAC

PRECISION CURRENT SOURCE

The design of the AD587 allows it to be easily configured as a current source. By choosing the control resistor R_C in Figure 14, you can vary the load current from the quiescent current (2mA typically) to approximately 10mA .




Figure 14. Precision Current Source

PRECISION HIGH CURRENT SUPPLY

For higher currents, the AD587 can easily be connected to a power PNP or power Darlington PNP device. The circuit in Figure 15 can deliver up to 4 amps to the load. The 0.1μF

capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high-frequency supply rejection results can be obtained by removing the capacitor.




Figure 15a. Precision High-Current Current Source





Figure 15b. Precision High-Current Voltage Source

FEATURES

- Low Drift – 1.5ppm/°C
- Low Initial Error – 1mV
- Pin-Programmable Output
- +10V, +5V, ±5V Tracking, –5V, –10V
- Flexible Output Force and Sense Terminals
- High Impedance Ground Sense
- Machine-Insertable DIP Packaging
- Guaranteed Long-Term Stability – 25ppm/1000 hours

AD588 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD588 represents a major advance in the state-of-the-art in monolithic voltage references. Low initial error and low temperature drift give the AD588 absolute accuracy performance previously not available in monolithic form. The AD588 uses a proprietary ion-implanted buried zener diode, and laser-wafer-drift-trimming of high stability thin-film resistors to provide outstanding performance at low cost.

The AD588 includes the basic reference cell and three additional amplifiers which provide pin-programmable output ranges. The amplifiers are laser-trimmed for low offset and low drift and maintain the accuracy of the reference. The amplifiers are configured to allow Kelvin connections to the load and/or boosters for driving long lines or high-current loads, delivering the full accuracy of the AD588 where it is required in the application circuit.

The low initial error allows the AD588 to be used as a system reference in precision measurement applications requiring 12-bit absolute accuracy. In such systems, the AD588 can provide a known voltage for system calibration in software and the low drift allows compensation for the drift of other components in a system. Manual system calibration and the cost of periodic recalibration can therefore be eliminated. Furthermore, the mechanical instability of a trimming potentiometer and the potential for improper calibration can be eliminated by using the AD588 and autocalibration software.

The AD588 is available in five versions. AD588AD, BD, and CD grades are packaged in a 16-pin side-braced ceramic DIP and are specified for the –25°C to +85°C industrial temperature range. The ceramic AD588SD and TD grades are specified for the full military/aerospace temperature range.

PRODUCT HIGHLIGHTS

1. The AD588 offers 12-bit absolute accuracy without any user adjustments. Optional fine-trim connections are provided for applications requiring higher precision. The fine-trimming does not alter the operating conditions of the zener or the buffer amplifiers and thus does not increase the temperature drift.
2. Long-term stability is excellent and the CD and TD versions are 100% tested and guaranteed for 25 parts-per-million stability in a 1000-hour period.
3. Output noise of the AD588 is very low – typically 6 μ V p-p. A pin is provided for additional noise filtering using an external capacitor.
4. A precision ± 5 V tracking mode with Kelvin output connections is available with no external components. Tracking error is less than one millivolt and a fine-trim is available for applications requiring exact symmetry between the +5V and –5V outputs.
5. Pin strapping capability allows configuration of a wide variety of outputs: ± 5 V, +5V & +10V, –5V & –10V dual outputs or +5V, –5V, +10V, –10V single outputs.

*Covered by Patent Number 4,644,253

SPECIFICATIONS (typical @ +25°C, +10V output, V_S = ±15V unless otherwise noted¹)

	AD588AD/SD/TD			AD588BD/CD			Units
	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE ERROR							
+10V, -10V Outputs	-3		+3	-1		+1	mV
+5V, -5V Outputs	-3		+3	-1		+1	mV
±5V TRACKING MODE							
Symmetry Error	-1.5		+1.5	-0.75		+0.75	mV
OUTPUT VOLTAGE DRIFT							
0 to +70°C (A,B,C)		±2		-1.5		+1.5	ppm/°C
-25°C to +85°C (A,B,C)	-3		+3	-3		+3	ppm/°C
-55°C to +125°C (S,T)	-4		+4				ppm/°C
GAIN ADJ AND BAL ADJ ²							
Trim Range		±4			±4		mV
Input Resistance		150			150		kΩ
LINE REGULATION							
T _{min} to T _{max} ³	-200		+200	-200		+200	μV/V
LOAD REGULATION							
T _{min} to T _{max}							
+10V Output, 0 < I _{OUT} < 10mA			±50			±50	μV/mA
-10V Output, -10 < I _{OUT} < 0mA			±50			±50	μV/mA
SUPPLY CURRENT							
T _{min} to T _{max}		6	10	6	10		mA
Power Dissipation		180	300	180	300		mW
OUTPUT NOISE (Any Output)							
0.1 to 10Hz		6	10	6	10		μV p-p
Spectral Density, 100Hz		100		100			nV/√Hz
LONG-TERM STABILITY (@ +25°C)							
A, B, S Grades		15		15			ppm/1000hr
C, T Grades		15	25	15	25		ppm/1000hr
BUFFER AMPLIFIERS							
Offset Voltage		100		100			μV
Offset Voltage Drift		1		1			μV/°C
Bias Current		20		20			nA
Open Loop Gain		110		110			dB
Output Current A3, A4	-10		+10	-10		+10	mA
Common Mode Rejection (A3, A4)							
V _{CM} = 1V p-p		100		100			dB
Short-Circuit Current		35		35			mA
TEMPERATURE RANGE							
Specified Performance							
A, B, C Grades	-25		+85	-25		+85	°C
S, T Grades	-55		+125				°C

NOTES

¹ Output	Configuration
+10V	Figure 2a
-10V	Figure 2c
+5V, -5V, ±5V	Figure 2b

Specifications tested using +10V configuration unless otherwise indicated.

²Gain and balance adjustments guaranteed capable of trimming output voltage error and symmetry error to zero.

³Test Conditions:

+10V Output	-V _S = -15V, 13.5V ≤ V _S ≤ 18V
-10V Output	-18V ≤ -V _S ≤ -13.5V, +V _S = 15V
±5V Output	+V _S = +18V, -V _S = -18V
	+V _S = +10.8V, -V _S = -10.8V

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ORDERING GUIDE

Part Number	Initial Error	Temperature Coefficient	Temperature Range °C	Package Option ¹
AD588AD	3mV	3ppm/°C	-25 to +85	Ceramic (D-16)
AD588BD	1mV	1.5ppm/°C	-25 to +85*	Ceramic (D-16)
AD588CD	1mV	1.5ppm/°C	-25 to +85*	Ceramic (D-16)
AD588SD	3mV	3ppm/°C	-55 to +125	Ceramic (D-16)
AD588TD	3mV	3ppm/°C	-55 to +125	Ceramic (D-16)

*Temperature Coefficient specified from 0 to +70°C.


¹See Section 13 for package outline information.

ABSOLUTE MAXIMUM RATINGS*

+V _S to -V _S	36V
Power Dissipation (+25°C)	
D Package	600mW
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10sec)	300°C
Package Thermal Resistance	
D (θ _{JH} /θ _{JC})	90/25°C/W
Output Protection: All outputs safe if shorted to ground	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATIONS



THEORY OF OPERATION

The AD588 consists of a buried zener diode reference, amplifiers used to provide pin programmable output ranges, and associated thin-film resistors as shown in the block diagram of Figure 1. The temperature compensation circuitry provides the device with a temperature coefficient of 1.5ppm/°C or less.

Amplifier A1 performs several functions. A1 primarily acts to amplify the zener voltage from 6.5V to the required 10V output. In addition, A1 also provides for external adjustment of the 10V output through pin 5, the GAIN ADJUST. Using the bias




Figure 1. AD588 Functional Block Diagram

compensation resistor between the zener output and the non-inverting input to A1, a capacitor can be added at the NOISE REDUCTION pin (pin 7) to form a low pass filter and reduce the noise contribution of the zener to the circuit. Two matched 10kΩ nominal thin film resistors (R4 & R5) divide the 10V output in half. Pin V_{CT} (pin 11) provides access to the center of the voltage span and pin 12 (BALANCE ADJUST) can be used for fine adjustment of this division.

Ground sensing for the circuit is provided by amplifier A2. The noninverting input (pin 9) senses the system ground which will be transferred to the point on the circuit where the inverting input (pin 10) is connected. This may be pin 6, 8 or 11. The output of A2 drives pin 8 to the appropriate voltage. Thus, if pin 10 is connected to pin 8, the V_{LOW} pin will be the same voltage as the system ground. Alternatively, if pin 10 is connected to the V_{CT} pin, it will be ground and pin 6 and pin 8 will be +5V and -5V respectively.

Amplifiers A3 and A4 are internally compensated and are used to buffer the voltages at pins 6, 8, and 11 as well as to provide a full Kelvin output. Thus, the AD588 has a full Kelvin capability by providing the means to sense a system ground and provide forced and sensed outputs referenced to that ground.

Applying the AD588

APPLYING THE AD588

The AD588 can be configured to provide +10V and -10V reference outputs as shown in Figures 2a and 2c respectively. It can also be used to provide +5V, -5V or a $\pm 5V$ tracking reference as shown in Figure 2b. Table I details the appropriate pin connections for each output range. In each case, pin 9 is connected to system ground and power is applied to pins 2 and 16.

The architecture of the AD588 provides ground sense and uncommitted output buffer amplifiers which offer the user a great deal of functional flexibility. The AD588 is specified and tested in the configurations shown in Figure 2. The user may choose to take advantage of the many other configuration options available with the AD588. However, performance in these configurations is not guaranteed to meet the extremely stringent data sheet specifications.

As indicated in Table I, a +5V buffered output can be provided using amplifier A4 in the +10V configuration (Figure 2a). A -5V buffered output can be provided using amplifier A3 in the -10V configuration (Figure 2c). Specifications are not guaranteed for the +5V or -5V outputs in these configurations. Performance will be similar to that specified for the +10V or -10V outputs.

As indicated in Table I, unbuffered outputs are available at pins 6, 8 and 11. Loading of these unbuffered outputs will impair circuit performance.

Amplifiers A3 and A4 can be used interchangeably. However, the AD588 is tested (and the specifications are guaranteed) with the amplifiers connected as indicated in Figure 2 and Table I. When either A3 or A4 is unused, its output force and sense pins should be connected and the input tied to ground.

Two outputs of the same voltage may be obtained by connecting both A3 and A4 to the appropriate unbuffered output on pin 6, 8 or 11. Performance in these dual output configurations will typically meet data sheet specifications.

CALIBRATION

Generally, the AD588 will meet the requirements of a precision system without additional adjustment. Initial output voltage error of 1mV and output noise specs of $10\mu V$ p-p allow for accuracies of 12-16 bits. However, in applications where an even greater level of accuracy is required, additional calibration may be called for. Provision for trimming has been made through the use of the GAIN ADJUST and BALANCE ADJUST pins (pins 5 and 12 respectively).

The AD588 provides a precision 10V span with a center tap (V_{CT}) which is used with the buffer and ground sense amplifiers to achieve the voltage output configurations in Table I. GAIN ADJUST and BALANCE ADJUST can be used in any of these configurations to trim the magnitude of the span voltage and the position of the center tap within the span. The GAIN ADJUST should be performed first. Although the trims are not interactive within the device, the GAIN trim will move the BALANCE trim point as it changes the magnitude of the span.

Figure 2b. shows GAIN and BALANCE trims in a +5V and -5V tracking configuration. A 100k Ω 20-turn potentiometer is used for each trim. The potentiometer for GAIN trim is connected between pins 6 (V_{HIGH}) and 8 (V_{LOW}) with the wiper connected to pin 5 (GAIN ADJ). The potentiometer is adjusted to produce exactly 10V between pins 1 and 15, the amplifier outputs. The BALANCE potentiometer, also connected between pins 6 and 8 with the wiper to pin 12 (BAL ADJ), is then adjusted to center the span from +5V to -5V.

Trimming in other configurations works in exactly the same manner. When producing +10V and +5V, GAIN ADJ is used to trim +10V and BAL ADJ is used to trim +5V. In the -10V and -5V configuration, GAIN ADJ is again used to trim the magnitude of the span, -10V, while BAL ADJ is used to trim the center tap, -5V.

RANGE	CONNECT PIN 10 TO PIN:	UNBUFFERED ¹ OUTPUT ON PINS					BUFFERED OUTPUT CONNECTIONS		BUFFERED OUTPUT ON PINS				
		-10V	-5V	0V	+5V	+10V	-10V	-5V	0V	+5V	+10V		
+10V	8	-	-	8	11	6	11-13 & 14-15 6-4 & 3-1	-	-	-	15	-	
-5V or +5V	11	-	8	11	6	-	8-13 & 14-15 6-4 & 3-1	-	15	-	-	-	
-10V	6	8	11	6	-	-	8-13 & 14-15 11-4 & 3-1	15	-	-	-	-	
+5V	11	-	-	-	6	-	6-4 & 3-1	-	-	-	1	-	
-5V	11	-	8	-	-	-	8-13 & 14-15	-	15	-	-	-	

¹"Unbuffered" outputs should not be loaded.

Table I. AD588 Connections




Figure 2a. +10V Output




Figure 2b. +5V and -5V Outputs




Figure 2c. -10V Output

In single output configurations, GAIN ADJ is used to trim outputs utilizing the full span (+10V or -10V) while BAL ADJ is used to trim outputs using half the span (+5V or -5V).

Input impedance on both the GAIN ADJUST and BALANCE ADJUST pins is approximately 150kΩ. The GAIN ADJUST trim network effectively attenuates the 10V across the trim potentiometer by a factor of about 1500 to provide a trim range of -3.5mV to +7.5mV with a resolution of approximately 550μV/turn (20 turn potentiometer). The BALANCE ADJUST trim network attenuates the trim voltage by a factor of about 1400, providing a trim range of ±4.5mV with resolution of 450μV/turn.

Trimming the AD588 introduces no additional errors over temperature so precision potentiometers are not required.

For single output voltage ranges, or in cases when BALANCE ADJUST is not required, pin 12 should be connected to pin 11. If GAIN ADJUST is not required, pin 5 should be left floating.

NOISE PERFORMANCE AND REDUCTION

The noise generated by the AD588 is typically less than 6μV p-p over the 0.1Hz to 10Hz band. Noise in a 1MHz bandwidth is approximately 600μV p-p. The dominant source of this noise is the buried zener which contributes approximately 100nV/√Hz. In comparison, the op amp's contribution is negligible. Figure 3 shows the 0.1Hz to 10Hz noise of a typical AD588.




Figure 3. 0.1Hz to 10Hz Noise

If further noise reduction is desired, an optional capacitor may be added between the NOISE REDUCTION pin and ground as shown in Figure 2b. This will form a low pass filter with the 4kΩ R_B on the output of the zener cell. A 1μF capacitor will have a 3dB point at 40Hz and will reduce the high frequency (to 1MHz) noise to about 200μV p-p. Figure 4 shows the 1MHz noise of a typical AD588 both with and without a 1μF capacitor.

Note that a second capacitor is needed in order to implement the NOISE REDUCTION feature when using the AD588 in the -10V mode (Figure 2c.). The NOISE REDUCTION capacitor is limited to 0.1μF maximum in this mode.






Figure 4. Effect of 1µF Noise Reduction Capacitor on Broadband Noise

TURN-ON TIME

Upon application of power (cold start), the time required for the output voltage to reach its final value within a specified error band is the turn-on settling time. Two components normally associated with this are: time for active circuits to settle and time for thermal gradients on the chip to stabilize. Figure 5 shows the turn-on characteristics of the AD588. It shows the settling to be about 600µs. Note the absence of any thermal tails when the horizontal scale is expanded to 2ms/cm in Figure 5b.



a. Electrical Turn-On



b. Extended Time Scale

Figure 5. Turn-On Characteristics

Output turn-on time is modified when an external noise reduction capacitor is used. When present, this capacitor presents an additional load to the internal zener diode's current source, resulting in a somewhat longer turn-on time. In the case of a 1µF capacitor, the initial turn-on time is approximately 60ms (see Figure 6).

Note: If the NOISE REDUCTION feature is used in the ±V configuration, a 39kΩ resistor between pins 6 and 2 is required for proper startup.




Figure 6. Turn-on with 1µF C_N

TEMPERATURE PERFORMANCE

The AD588 is designed for precision reference applications where temperature performance is critical. Extensive temperature testing ensures that the device's high level of performance is maintained over the operating temperature range.

Figure 7 shows typical output voltage drift for the AD588BD and illustrates the test methodology. The box in Figure 7 is bounded on the sides by the operating temperature extremes and on top and bottom by the maximum and minimum output voltages measured over the operating temperature range. The slope of the diagonal drawn from the lower left corner of the box determines the performance grade of the device.




Figure 7. Typical AD588BD Temperature Drift

Each AD588A, B, and C grade unit is tested at -25°C, 0°C, +25°C, +50°C, +70°C and +85°C. Each AD588S and T grade unit is tested at -55°C, -25°C, 0°C, +25°C, +50°C, +70°C, +100°C and +125°C. This approach ensures that the variations of output voltage that occur as the temperature changes within the specified range will be contained within a box whose diagonal has a slope equal to the maximum specified drift. The position of the box on the vertical scale will change from device to device as initial error and the shape of the curve vary. Maximum height of the box for the appropriate temperature range is shown in Figure 8. Duplication of these results requires a combination of high accuracy and stable temperature control in a test system. Evaluation of the AD588 will produce a curve similar to that in Figure 7, but output readings may vary depending on the test methods and equipment utilized.

DEVICE GRADE	MAXIMUM OUTPUT CHANGE mV		
	0 TO +70°C	-25°C TO +85°C	-55°C TO +125°C
AD588AD	1.40 (typ)	3.30	
AD588BD/CD	1.05	3.30	
AD588SD/TD			7.20

Figure 8. Maximum Output Change - mV

Using the AD588 Buffer Amplifiers

KELVIN CONNECTIONS

Force and sense connections, also referred to as Kelvin connections, offer a convenient method of eliminating the effects of voltage drops in circuit wires. As seen in Figure 9a, the load current and wire resistance produce an error ($V_{ERROR} = R \times I_L$) at the load. The Kelvin connection of Figure 9b overcomes the problem by including the wire resistance within the forcing loop of the amplifier and sensing the load voltage. The amplifier corrects for any errors in the load voltage. In the circuit shown, the output of the amplifier would actually be at 10 volts + V_{ERROR} and the voltage at the load would be the desired 10 volts.

The AD588 has three amplifiers which can be used to implement Kelvin connections. Amplifier A2 is dedicated to the ground force-sense function while uncommitted amplifiers A3 and A4 are free for other force-sense chores.

In some single-output applications, one amplifier may be unused.






Figure 9. Advantage of Kelvin Connection

In such cases, the unused amplifier should be connected as a unity-gain follower (force + sense pin tied together) and the input should be connected to ground.


An unused amplifier section may be used for other circuit functions as well. The curves on this page show the typical performance of A3 and A4.




Open Loop Frequency Response (A3, A4)




Common Mode Rejection vs. Frequency (A3, A4)




Power Supply Rejection vs. Frequency (A3, A4)



Input Noise Voltage Spectral Density



Unity Gain Follower Pulse Response (Large Signal)



Unity Gain Follower Pulse Response (Small Signal)

DYNAMIC PERFORMANCE

The output buffer amplifiers (A3 and A4) are designed to provide the AD588 with static and dynamic load regulation superior to less complete references.

Many A/D and D/A converters present transient current loads to the reference, and poor reference response can degrade the converter's performance.

Figure 10 displays the characteristics of the AD588 output amplifier driving a 0 to 10mA load.




Figure 10a. Transient Load Test Circuit




Figure 10b. Large-Scale Transient Response




Figure 10c. Fine Scale Settling for Transient Load

Figure 11 displays the output amplifier characteristics driving a 5mA to 10mA load, a common situation found when the reference is shared among multiple converters or is used to provide a bipolar offset current.




Figure 11a. Transient and Constant Load Test Circuit




Figure 11b. Transient Response 5-10mA Load

In some applications, a varying load may be both resistive and capacitive in nature, or be connected to the AD588 by a long capacitive cable.

Figure 12 displays the output amplifier characteristics driving a 1,000pF, 0-to-10mA load.




Figure 12a. Capacitive Load Transient Response Test Circuit




Figure 12b. Output Response with Capacitive Load

Figure 13 displays the crosstalk between output amplifiers. The top trace shows the output of A4, dc-coupled and offset by 10 volts, while the output of A3 is subjected to a 0-to-10mA load current step. The transient at A4 settles in about 1μs, and the load-induced offset is about 100μV.




Figure 13a. Load Crosstalk Test Circuit




Figure 13b. Load Crosstalk

Attempts to drive a large capacitive load (in excess of 1,000pF) may result in ringing or oscillation, as shown in the step response photo (Figure 14a). This is due to the additional pole formed by the load capacitance and the output impedance of the amplifier, which consumes phase margin. The recommended method of driving capacitive loads of this magnitude is shown in Figure 14b. The 150Ω resistor isolates the capacitive load from the output stage, while the 1MΩ resistor provides a dc feedback path and preserves the output accuracy. The 150pF capacitor provides a high-frequency feedback loop. The performance of this circuit is shown in Figure 14c.




Figure 14a. Output Amplifier Step Response, $C_L = 1\mu F$




Figure 14b. Compensation for Capacitive Loads




Figure 14c. Output Amplifier Step Response Using Figure 14b Compensation

USING THE AD588 WITH CONVERTERS

The AD588 is an ideal reference for a wide variety of A/D and D/A converters. Several representative examples follow.

14-Bit Digital-to-Analog Converter – AD7535

High resolution CMOS D/A converters require a reference voltage of high precision to maintain rated accuracy. The combination of the AD588 and AD7535 takes advantage of the initial accuracy, drift and full Kelvin output capability of the AD588 as well as the resolution, monotonicity and accuracy of the AD7535 to produce a subsystem with outstanding characteristics.




Figure 15. AD588/AD7535 Connections




Figure 16. High-Accuracy $\pm 5V$ Tracking Reference for AD569

16-Bit Digital-to-Analog Converter – AD569

Another application which fully utilizes the capabilities of the AD588 is supplying a reference for the AD569, as shown in Figure 16. Amplifier A2 senses system common and forces V_{CT} to assume this value, producing $+5V$ and $-5V$ at pins 6 and 8 respectively. Amplifiers A3 and A4 buffer these voltages out to the appropriate reference force-sense pins of the AD569. The full Kelvin scheme eliminates the effect of the circuit traces or wires and the wire bonds of the AD588 and AD569 themselves, which would otherwise degrade system performance.

SUBSTITUTING FOR INTERNAL REFERENCES

Many converters include built-in references. Unfortunately, such references are the major source of drift in these converters. By using a more stable external reference like the AD588, drift performance can be improved dramatically.

12-Bit Analog-to-Digital Converter – AD574A

The AD574A is specified for gain drift from $10\text{ppm}/^\circ\text{C}$ to $50\text{ppm}/^\circ\text{C}$, (depending on grade) using the on-chip reference. The reference contributes typically 75% of this drift. Therefore, the total drift using an AD588 to supply the reference can be improved by a factor of 3 to 4.




Figure 17. AD588/AD574A Connections

Using this combination may result in apparent increases in full-scale error due to the difference between the on-board reference by which the device is laser trimmed and the external reference with which the device is actually applied. The on-board reference is specified to be $10V \pm 100mV$ while the external reference is specified to be $10V \pm 1mV$. This may result in up to 101mV of apparent full-scale error beyond the $\pm 25mV$ specified AD574 gain error. Resistors R2 and R3 allow this error to be nulled. Their contribution to full-scale drift is negligible.

The high output drive capability allows the AD588 to drive up to 6 converters in a multi-converter system. All converters will have gain errors that track to better than $\pm 5ppm/^{\circ}C$.

RTD EXCITATION

The Resistance Temperature Detector (RTD) is a circuit element whose resistance is characterized by a positive temperature coefficient. A measurement of resistance indicates the measured temperature. Unfortunately, the resistance of the wires leading to the RTD often adds error to this measurement. The 4-wire ohms measurement overcomes this problem. This method uses two wires to bring an excitation current to the RTD and two additional wires to tap off the resulting RTD voltage. If these additional two wires go to a high input impedance measurement circuit, the effect of their resistance is negligible. Therefore, they transmit the true RTD voltage.




Figure 18. 4-Wire Ohms Measurement

A practical consideration when using the 4-wire ohms technique with an RTD is the self-heating effect that the excitation current has on the temperature of the RTD. The designer must choose the smallest practical excitation current that still gives the desired resolution. RTD manufacturers usually specify the self-heating effect of each of their models or types of RTDs.

Figure 19 shows an AD588 providing the precision excitation current for a 100Ω RTD. The small excitation current of 1mA dissipates a mere 0.1mW of power in the RTD.




Figure 19. Precision Current Source for RTD

BOOSTED PRECISION CURRENT SOURCE

In the RTD current-source application the load current is limited to $\pm 10mA$ by the output drive capability of amplifier A3. In the event that more drive current is needed, a series pass transistor can be inserted inside the feedback loop to provide higher current. Accuracy and drift performance are unaffected by the pass transistor.




Figure 20. Boosted Precision Current Source

BRIDGE DRIVER CIRCUITS

The Wheatstone bridge is a common transducer. In its simplest form, a bridge consists of 4 two terminal elements connected to form a quadrilateral, a source of excitation connected along one of the diagonals and a detector comprising the other diagonal. Figure 21a shows a simple bridge driven from a unipolar excitation supply. E_o , a differential voltage, is proportional to the deviation of the element from the initial bridge values. Unfortunately, this bridge output voltage is riding on a common-mode voltage equal to approximately $V_{IN}/2$. Further processing of this signal may necessarily be limited to high common-mode rejection techniques such as instrumentation or isolation amplifiers.

Figure 21b shows the same bridge transducer, but this time it is driven from pair of bipolar supplies. This configuration ideally eliminates the common-mode voltage and relaxes the restrictions on any processing elements that follow.




Figure 21. Bridge Transducer Excitation




Figure 22. Bipolar Bridge Drive

As shown in Figure 22, the AD588 is an excellent choice for the control element in a bipolar bridge driver scheme. Transistors Q1 and Q2 serve as series pass elements to boost the current drive capability to the 28mA required by a typical 350Ω bridge. A differential gain stage may still be required if the bridge balance is not perfect. Such gain stages can be expensive.

Additional common-mode voltage reduction is realized by using the circuit illustrated in Figure 23. A1, the ground sense amplifier, servo's the supplies on the bridge to maintain a virtual ground at one center tap. The voltage which appears on the opposite center tap is now single-ended (referred to ground) and can be amplified by a less expensive circuit.





Figure 23. Floating Bipolar Bridge Drive with Minimum CMV

FEATURES

Superior Replacement for Other 1.2V References
 Wide Operating Range: 50 μ A to 5mA
 Low Power: 60 μ W Total P_D at 50 μ A
 Low Temperature Coefficient:
 10ppm/ $^{\circ}$ C max, 0 to +70 $^{\circ}$ C (AD589M)
 25ppm/ $^{\circ}$ C max, -55 $^{\circ}$ C to +125 $^{\circ}$ C (AD589U)
 Two Terminal "Zener" Operation
 Low Output Impedance: 0.6 Ω
 No Frequency Compensation Required
 Low Cost

AD589 FUNCTIONAL BLOCK DIAGRAM

BOTTOM VIEW
PRODUCT DESCRIPTION

The AD589 is a two-terminal, low cost, temperature compensated bandgap voltage reference which provides a fixed 1.23V output voltage for input currents between 50 μ A and 5.0mA.

The high stability of the AD589 is primarily dependent upon the matching and thermal tracking of the on-chip components. Analog Devices' precision bipolar processing and thin-film technology combine to provide excellent performance at low cost.

Additionally, the active circuit produces an output impedance ten times lower than typical low-TC zener diodes. This feature allows operation with no external components required to maintain full accuracy under changing load conditions.

The AD589 is available in seven versions. The AD589J, K, L and M grades are specified for 0 to +70 $^{\circ}$ C operation, while the S, T and U grades are rated for the full -55 $^{\circ}$ C to +125 $^{\circ}$ C temperature range.

PRODUCT HIGHLIGHTS

1. The AD589 is a two-terminal device which delivers a constant reference voltage for a wide range of input current.
2. Output impedance of 0.6 Ω and temperature coefficients as low as 10ppm/ $^{\circ}$ C insure stable output voltage over a wide range of operating conditions.
3. The AD589 can be operated as a positive or negative reference. "Floating" operation is also possible.
4. The AD589 will operate with total current as low as 50 μ A (60 μ W total power dissipation), ideal for battery powered instrument applications.
5. The AD589 is an exact replacement for other 1.2V references, offering superior temperature performance and reduced sensitivity to capacitive loading.

SPECIFICATIONS (typical @ $I_M = 500\mu A$ and $T_A = +25^\circ C$ unless otherwise noted)

Model	AD589JH			AD589KH			AD589LH			AD589MH			Units	
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
OUTPUT VOLTAGE, $T_A = +25^\circ C$	1.200	1.235	1.250	1.200	1.235	1.250	1.200	1.235	1.250	1.200	1.235	1.250	V	
OUTPUT VOLTAGE CHANGE vs. CURRENT ($50\mu A - 5mA$)			5			5			5			5	mV	
DYNAMIC OUTPUT IMPEDANCE		0.6	2		0.6	2		0.6	2		0.6	2	Ω	
RMS NOISE VOLTAGE $10Hz < f < 10kHz$		5			5			5			5		μV	
TEMPERATURE COEFFICIENT ¹			100			50			25			10	ppm/ $^\circ C$	
TURN-ON SETTLING TIME TO 0.1%		25			25			25			25		μs	
OPERATING CURRENT ²	0.05		5	0.05		5	0.05		5	0.05		5	mA	
OPERATING TEMPERATURE	0		+70	0		+70	0		+70	0		+70	$^\circ C$	
PACKAGE OPTION ³ Metal Can (H-2A)		AD589JH			AD589KH			AD589LH			AD589MH			

Model	AD589SH			AD589TH			AD589UH			Units	
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
OUTPUT VOLTAGE, $T_A = +25^\circ C$	1.200	1.235	1.250	1.200	1.235	1.250	1.200	1.235	1.250	V	
OUTPUT VOLTAGE CHANGE vs. CURRENT ($50\mu A - 5mA$)			5			5			5	mV	
DYNAMIC OUTPUT IMPEDANCE		0.6	2		0.6	2		0.6	2	Ω	
RMS NOISE VOLTAGE $10Hz < f < 10kHz$		5			5			5		μV	
TEMPERATURE COEFFICIENT ¹			100			50			25	ppm/ $^\circ C$	
TURN-ON SETTLING TIME TO 0.1%		25			25			25		μs	
OPERATING CURRENT ²	0.05		5	0.05		5	0.05		5	mA	
OPERATING TEMPERATURE	-55		+125	-55		+125	-55		+125	$^\circ C$	
PACKAGE OPTION ³ Metal Can (H-02A)		AD589SH			AD589TH			AD589UH			

NOTES

¹See following page for explanation of temperature coefficient measurement method.

²Optimum performance is obtained at currents below $500\mu A$.

Stray shunt capacitances should be minimized. If strays cannot be avoided, a shunt capacitor of at least $1000pF$ is recommended.

³See Section 13 for package outline information.

Specifications shown in **boldface** are tested on all production units at final electrical test.

Specifications subject to change without notice.


ABSOLUTE MAXIMUM RATINGS

Current	10mA
Reverse Current	10mA
Power Dissipation ¹	125mW
Storage Temperature Range	$-65^\circ C$ to $+175^\circ C$
Operating Junction Temperature Range	$-55^\circ C$ to $+150^\circ C$
Lead Temperature (Soldering, 10sec)	$+300^\circ C$

NOTE

¹Absolute maximum power dissipation is limited by maximum current through the device. Maximum rating at elevated temperatures must be computed assuming $T_J \leq 150^\circ C$, and $\theta_{JA} = 400 = C/W$.

AD589 CHIP DIMENSIONS AND PAD LAYOUT



THE AD589 IS AVAILABLE IN CHIP FORM WITH FULLY TESTED AND GUARANTEED SPECIFICATIONS. CONSULT FACTORY FOR AVAILABLE GRADES AND PRICING.

Understanding the AD589 Specifications

VOLTAGE VARIATION vs. TEMPERATURE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of non-linearities in temperature characteristics, which originated in standard zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3, 5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD589 consistently follows the curve shown in Figure 1. Three-point measurement guarantees the error band over the specified temperature range. The temperature coefficients specified on page 2 represent the slopes of the diagonals of the error band from +25°C to T_{min} and +25°C to T_{max} .




Figure 1. Typical AD589 Temperature Characteristics




Figure 2. Noise Spectral Density

DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 3 displays the turn-on characteristic of the AD589. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within ± 1 millivolt is about 25 μ s, and there is no long thermal tail appearing after that point.




Figure 3. Output Settling Characteristics




Figure 4. Schematic Diagram

APPLICATION INFORMATION

The AD589 functions as a two-terminal shunt-type regulator. It provides a constant 1.23V output for a wide range of input current from 50 μ A to 5mA. Figure 5 shows the simplest configuration for an output voltage of 1.2V or less. Note that no frequency compensation is required. If additional filtering is desired for ultra low noise applications, minimum recommended capacitance is 1000pF.




Figure 5. Basic Configuration for 1.2V or Less

The AD589 can also be used as a building block to generate other values of reference voltage. Figure 6 shows a circuit which produces a buffered 10V output. Total supply current for this circuit is approximately 2mA.






Figure 6. Single-Supply Buffered 10V Reference

The low power operation of the AD589 makes it ideal for use in battery operated portable equipment. It is especially useful as a reference for CMOS analog-to-digital converters. Figure 7 shows the AD589 used in conjunction with two popular integrating type CMOS A/D converters.



a. With 7109 12-Bit Binary A/D



b. With 7107 Panel Meter A/D

Figure 7. AD589 Used as Reference for CMOS A/D Converters

The AD589 also is useful as a reference for CMOS multiplying DACs such as the AD7533. These DACs require a negative reference voltage in order to provide a positive output range. Figure 8 shows the AD589 used to supply an equivalent -1.0V reference to an AD7533.




Figure 8. AD589 as Reference for 10-Bit CMOS DAC

FEATURES

Laser Trimmed to High Accuracy:

8.192V \pm 4mV (L, T Grades)

Input Voltage Range from 10.8V to 36V

Provides Convenient Scaling for Converters:

2mV/LSB for 12-Bit Converters

Trimmed Temperature Coefficients:


5ppm/ $^{\circ}$ C max, 0 to +70 $^{\circ}$ C (L Grade)

10ppm/ $^{\circ}$ C max, -55 to +125 $^{\circ}$ C (T Grade)

Noise Reduction Capability

Versatile Force and Sense Connections

AD689 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD689 is the industry's first precision reference to deliver a voltage between traditional 5V and 10V references. The AD689 will accurately deliver 8.192V while operating on supply voltages of \pm 12V, with \pm 10% tolerances. All 10V references require greater than 10.8V (12V-10%) to operate properly, forcing the use of 5V references in most 12V systems. An 8.192V reference provides a major increase in signal range. The AD689 also features excellent static and dynamic line and load regulation characteristics.

The AD689 uses a proprietary ion-implanted buried Zener diode and laser wafer trimming of high stability thin-film resistors. Trimming is performed for initial accuracy and temperature coefficient, resulting in very low errors over temperature without the use of additional components.

The AD689 includes the reference cell and an amplifier which is laser trimmed for low drift. Force and sense connections can be made on both the amplifier output and ground to maintain the accuracy of the reference cell. This allows the AD689 to be used with boosters for driving long lines or high current loads while maintaining full accuracy at the load.

The AD689 is recommended for use in all data conversion applications where \pm 12V \pm 10% supplies preclude the use of both external and internal 10V references.

The AD689J, K and L are tested and specified for operation from 0 to +70 $^{\circ}$ C, and the AD689S and T are tested and specified for -55 $^{\circ}$ C to +125 $^{\circ}$ C operation. All grades are packaged in an 8-pin cerdip.

PRODUCT HIGHLIGHTS

1. Laser trimming of both the initial accuracy and the temperature coefficient results in very low errors over temperature without the use of external components.
2. For applications requiring higher initial accuracy, an optional fine trim connection is provided. The trim range allows the output voltage to be accurately set down to 8.000V.
3. Output noise of the AD689 is very low, typically 2 μ V p-p. A noise reduction pin is provided for additional noise filtering with an external capacitor.
4. Force and sense connections allow remote sensing of load and ground variations to accurately supply 8.192V at the load.
5. The AD689 sources and sinks current with excellent regulation, allowing a variety of both positive and negative output voltage configurations.

SPECIFICATIONS ($T_A = +25^\circ\text{C}$, $V_{IN} = +12\text{V}$, $\pm 10\%$ unless otherwise specified)

Model	AD689J			AD689K			AD689L			AD689S			AD689T			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Output Voltage	8.176		8.208	8.184		8.200	8.188		8.196	8.176		8.208	8.188		8.196	V
Output Voltage Drift ¹ 0 to +70°C -55°C to +125°C			25			15			5			20			10	ppm/°C
Gain Adjustment	+8 -3			+8 -3			+8 -3			+8 -3			+8 -3			%
Line Regulation 10.8V < V_{IN} < 36V T_{min} to T_{max}			200			200			200			250			250	$\pm \mu\text{V/V}$
Load Regulation Sourcing $0 < I_{OUT} < 8.192\text{mA}$ Sinking $-8.192 < I_{OUT} < 0\text{mA}$ T_{min} to T_{max}			100			100			100			100			100	$\mu\text{V/mA}$
Quiescent Current	2	5		2	5		2	5		2	5		2	5		mA
Power Consumption	24	66		24	66		24	66		24	66		24	66		mW
Output Noise 0.1Hz to 10Hz Spectral Density, 100Hz	2			2			2			2			2			$\mu\text{V p-p}$ $\text{nV}/\sqrt{\text{Hz}}$
Long-Term Stability	15			15			15			15			15			ppm/1000Hr
Short-Circuit Current-to-Ground or V_{IN}	30	50		30	50		30	50		30	50		30	50		mA
Temperature Range																
Specified Performance	0	+70		0	+70		0	+70		-55	+125		-55	+125		°C
Operating Performance ²	-40	+85		-40	+85		-40	+85		-55	+125		-55	+125		

NOTES

¹Maximum output voltage drift is guaranteed for all packages and grades. Cerdip packaged parts are also 100% production tested.

²The operating temperature range is defined as the temperature extremes at which the device will still function. Parts may deviate from their specified performance outside their specified temperature range.

Specifications subject to change without notice.

Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. Those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS*

V_{IN} to Ground	+36V
Power Dissipation (25°C)	500mW
GND to GNDS	200mV
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C
Package Thermal Resistance	
θ_{JC}	22°C/W
θ_{JA}	110°C/W

Output Protection: Output safe for indefinite short to ground or V_{IN} .


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE


Model	Initial Error mV	Temp. Coefficient ppm/°C	Temp. Range °C	Package Option*
AD689JQ	16	25	0 to +70	Cerdip (Q-8)
AD689KQ	8	15	0 to +70	Cerdip (Q-8)
AD689LQ	4	5	0 to +70	Cerdip (Q-8)
AD689SQ	16	20	-55 to +125	Cerdip (Q-8)
AD689TQ	4	10	-55 to +125	Cerdip (Q-8)
AD689JCHIPS	16	25	0 to +70	

* See Section 13 for package outline information.

BONDING DIAGRAM



CONNECTION DIAGRAM



THEORY OF OPERATION

The AD689 consists of a buried Zener diode reference, amplifier and several high stability thin-film resistors as shown in the block diagram in Figure 1. This design results in a high precision, monolithic 8.192V output reference with initial errors of less than 4mV. The temperature compensation circuitry provides the device with a temperature coefficient of less than 5ppm/°C.




Figure 1. AD689 Functional Block Diagram

Amplifier A1 is configured to serve multiple functions. A1 primarily acts to amplify the Zener voltage from the buried Zener diode to the required 8.192V output. In addition, A1 is configured to allow force and sense connections from its output terminal to the feedback resistor (R_F) and from its ground reference to the buried Zener and input resistor (R_I) ground. A1 also provides adjustment of the 8.192V output through Pin 5, TRIM.

Separating A1 ground from the buried Zener diode ground provides many additional features. First it allows the AD689 to provide excellent load regulation when sourcing and sinking current. It reduces the total current that flows from the buried Zener diode ground to the sense node. This minimizes voltage drops due to parasitic impedances, hence allowing accurate sensing of voltage variations at the load ground. Finally, current variations due to temperature coefficients, which in turn cause voltage errors, are minimized by reducing the total current that would flow from a single ground point.

Using the bias compensation resistor (R_S) between the Zener output and the noninverting output of the amplifier, a capacitor can be added at the NOISE REDUCTION pin (Pin 8) to form a low pass filter and reduce the noise contribution of the Zener to the circuit.

APPLYING THE AD689

The 8.192V output of the AD689 allows convenient binary scaled bit levels when used with data converters. With a 12-bit data converter the LSB would equal $8.192V/4096$, or 2mV.

The AD689 is simple to use in virtually all precision reference applications. Pins 6 and 7 are connected together at the load; Pins 3 and 4 are grounded; and power is applied to Pin 2. No external components are required; the degree of desired absolute

accuracy is achieved by simply selecting the required device grade. The AD689 requires less than 5mA quiescent current when operating from a supply of +10.8V to +36V.

An external fine trim can be added to null out initial voltage errors. The optional trim circuit shown in Figure 2 can adjust the 8.192V output from +8% (655mV) to -3% (-245mV) with minimal effect on other device characteristics.




Figure 2. Optional Fine Trim Configuration

FORCE AND SENSE CONNECTIONS

Force and sense connections offer a convenient method of eliminating the effects of voltage drops in circuit wires. As seen in Figure 3a, the load current and wire resistance produce an error ($V_{ERROR} = R_W \times I_L$) at the load. The force and sense connection of Figure 3b overcomes the problem by including the wire resistance within the forcing loop of the amplifier and sensing the load voltage. The amplifier corrects for any errors in the load voltage. In the circuit shown, the output of the amplifier would actually be at $8.192V + V_{ERROR}$, and the voltage at the load would be the desired 8.192V. If, for example, in Figure 3a the load resistor is sinking 8.192mA from the 8.192V reference and the load is 2 feet away using 28 gage wire ($R = 0.066\Omega/\text{ft}$), the resulting V_{ERROR} would be $2 \times 0.066 \times 8.192\text{mA} = 1.08\text{mV}$. This represents greater than 0.5LSB of error in a 12-bit system.

Since amplifier A1 is not configured as a true buffer amplifier, the V_{OUT} SENSE pin (Pin 7) carries approximately 500 μA of current. This level of current when used in the above example will result in 66 μV of error, or 0.033LSB.




Figure 3. Advantage of Force and Sense Connections

GROUNDING CONSIDERATIONS

Analysis of the ground current magnitudes, ground current paths and ground impedances is crucial when high accuracy analog circuits are designed. The AD689 has two ground pins, GND (Pin 4) and GND SENSE (Pin 3). The GND pin is the ground reference for the internal operational amplifier. It will carry most of the quiescent current ($I_Q = 5\text{mA}$ maximum) when the AD689 is sourcing current and up to an additional 8.192mA when the AD689 is sinking current. The GND SENSE pin is the reference for the buried Zener diode and gain setting resistors and carries approximately 1mA . Connecting GND SENSE to the load ground will allow the AD689 to accurately deliver 8.192V at the load, independent of variations of the "GND" voltage relative to the load ground.

The grounding method that is used depends on the accuracy requirements of the application. In general, GND SENSE should be connected to GND at the load ground, without connection to GND at the AD689.

Simple Ground Connection

Figure 4a shows a simple connection of the AD689 to a load resistor (R_L). GND and GND SENSE are connected at the load ground and the 8.192V is delivered across R_L .

High Accuracy Ground Connection and Analysis

Figure 4b shows the addition of Z_W , and Z_{G1} and Z_{GN} . They represent the sense wire, the AD689 ground wire and additional ground wire impedances. Also shown in Figure 4b is a power supply connected to the AD689 and to a block representing additional analog circuits. The total current that flows through Z_{G1} could be much greater than 1mA current from the GND SENSE pin, developing a potentially large voltage drop across Z_{G1} . If GND and GND SENSE are connected at the AD689, the AD689 would sense V_{ZG1} and deliver $8.192\text{V} + V_{ZG1}$ across R_L . To minimize the voltage error at the load, GND SENSE is connected instead at load ground. The voltage error now delivered at the load is reduced to V_{ZW} , where $V_{ZW} < V_{ZG1}$. For example, if $Z_{G1} = Z_W$ and the total ground current flowing through Z_{G1} is 20mA , then $V_{ZG1} = 20(V_{ZW})$ and the potential error at the load is reduced by a factor of 20.




Figure 4. Grounding the AD689

NOISE PERFORMANCE AND REDUCTION

The noise generated by the AD689 is typically less than $2\mu\text{V}$ p-p over the 0.1Hz to 10Hz band. Noise in a 1MHz bandwidth is approximately $200\mu\text{V}$ p-p. The dominant source of this noise is the buried Zener which contributes approximately $100\text{nV}/\sqrt{\text{Hz}}$. In comparison, the op amp's contribution is negligible. Figure 5 shows the 0.1Hz to 10Hz noise of a typical AD689. The noise measurement is made with a bandpass filter made of a 1-pole high-pass filter with a corner frequency at 0.1Hz and a 2-pole low-pass filter with a corner frequency at 12.6Hz to create a filter with a 9.922Hz bandwidth.




Figure 5. 0.1Hz to 10Hz Noise

If further noise reduction is desired, an external capacitor may be added between the NOISE REDUCTION pin and the GND pin as shown in Figure 2. This capacitor, combined with the $4\text{k}\Omega$ R_S and the Zener resistances forms a low-pass filter on the output of the Zener cell. The addition of a $1\mu\text{F}$ capacitor forms a filter with a 3dB point at 12Hz , and it will reduce the high-frequency (to 1MHz) noise to about $200\mu\text{V}$ p-p. Figure 6 shows the 1MHz noise of a typical AD689 both with and without a $1\mu\text{F}$ capacitor.




Figure 6. Effect of $1\mu\text{F}$ Noise Reduction Capacitor on Broadband Noise

TURN-ON TIME

Upon application of power (cold start), the time required for the output voltage to reach its final value within a specified error band is defined as the turn-on settling time. Two components normally associated with this are: the time for the active circuits to settle, and the time for the thermal gradients on the chip to

stabilize. Figure 7 shows the turn-on characteristics of the AD689. It shows the settling to be about $20\mu\text{s}$ to 0.01%. Note the absence of any thermal tails when the horizontal scale is expanded to 1ms/cm in Figure 7b.

Output turn-on time is modified when an external noise reduction capacitor is used. When present, this capacitor acts as an additional load to the internal Zener diode's current source resulting in a somewhat longer turn-on time. In the case of a $1\mu\text{F}$ capacitor, the initial turn-on time is approximately 100ms to 0.01%, as shown in Figure 7c.




Figure 7a. Electrical Turn-On




Figure 7b. Extended Time Scale




Figure 7c. Turn-On with $1\mu\text{FC}_N$

DYNAMIC PERFORMANCE

The output amplifier is designed to provide the AD689 with static and dynamic load regulation superior to less complete references.

Many A/D and D/A converters present transient current loads to the reference, and poor reference response can degrade the converter's performance.

Figure 8 displays the characteristics of the AD689 output amplifier driving a 0 to $+8.192\text{mA}$ load.




Figure 8a. Transient Load Test Circuit




Figure 8b. Large-Scale Transient Response




Figure 8c. Fine-Scale Settling for Transient Load

In some applications, a varying load may be both resistive and capacitive in nature, or the load may be connected to the AD689 by a long capacitive cable.

Figure 9 displays the output amplifier characteristics driving a 1000pF, 0 to +8.192mA load.




Figure 9a. Capacitive Load Transient Response Test Circuit




Figure 9b. Output Response with Capacitive Load

TRANSIENT SUPPRESSION IN NOISY ENVIRONMENTS

A precision reference must also exhibit excellent line regulation in noisy environments such as in switching power supply designs, and during electromechanical switching and inductive/capacitive load switching. These environments cause transients on the power supplies which must be internally rejected by the reference or bypassed with the use of external capacitors. Figure 10 shows PSRR versus frequency for the AD689. The voltage applied to V_{IN} is +12V dc plus a 2V p-p sine wave which is varied from 10Hz to 1MHz.




Figure 10. PSRR vs. Frequency

LOAD REGULATION

The AD689 has excellent load regulation characteristics. Figure 11 shows that varying the load a few mA changes the output by several μ V. The AD689 exhibits linear load regulation both sourcing and sinking current. Separating the output amplifier ground from the buried Zener ground provides the excellent negative load regulation characteristic.




Figure 11. Typical Load Regulation Characteristics

TEMPERATURE PERFORMANCE

The AD689 is designed for precision reference applications where temperature performance is critical. Extensive temperature testing ensures that the device's high level of performance is maintained over the operating temperature range.

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using maximum deviation per degree centigrade; i.e., ppm/°C. However, because of nonlinearities in temperature characteristics which originated in standard Zener references (such as "S" type characteristics), most manufacturers now use a maximum limit error band approach to specify devices. This technique involves the measuring of the output at three or more different temperatures to specify an output voltage error band.

Figure 12 shows the typical output voltage drift for the AD689L and illustrates the test methodology. The box in Figure 12 is bounded on the top and bottom by the maximum and minimum output voltages measured over the operating temperature range. The slope of the diagonal drawn from the lower left to the upper right corner of the box determines the performance grade of the device.




Figure 12. Typical AD689L Temperature Drift

Each AD689J, K, L grade unit is tested at 0, +25°C and +70°C. Each AD689S and T grade unit is tested at -55°C, +25°C and +125°C. This approach ensures that the variations in output voltage that occur as the temperature changes within the specified range will be contained within a box whose diagonal has a slope equal to the maximum specified drift. The position of the box on the vertical scale will change from device to device as initial error and the shape of the curve vary. The maximum height of the box for the appropriate temperature range and device grade is shown in Table I. Duplication of these results requires a combination of high accuracy and stable temperature control in

a test system. Evaluation of the AD689 will produce a curve similar to that in Figure 12, but output readings may vary depending on the test methods and equipment utilized.

Device Grade	Maximum Output Change - mV	
	0 to +70°C	-55°C to +125°C
AD689J	9.22	
AD689K	5.53	
AD689L	1.84	
AD689S		16.38
AD689T		8.19

Table I. Maximum Output Change in mV

USING THE AD689 FOR 12V, 12-BIT CONVERTERS

The AD689 is an ideal reference for use with data converters which require superior load regulation characteristics. The combination of excellent electrical specifications along with flexible force and sense connections allow the AD689 to be used in numerous applications. Several representative examples follow.

MONOLITHIC QUAD 12-BIT DAC - AD664

Four voltage output DACs in a monolithic package with flexible digital interface capabilities and 12-bit accuracies are just a few of the key features of the AD664. The AD689 can be utilized as the voltage reference input as shown in Figure 13 to provide convenient 2mV/LSB scaling. The AD689 is sensed at the AD664




Figure 13. Quad 12-Bit DAC Application

to eliminate any voltage drops that might occur due to current flowing from the AD689 through wire resistances. In precision data conversion applications a voltage reference must maintain its output level during load variations. The AD689 maintains its 8.192V output with a maximum load regulation of 100µV/mA. The change of input resistance at the reference input of the AD664 is specified at 1.4kΩ. A load variation of 1.4kΩ at an input of 8.192V would result in a maximum of 0.3mV output change from the AD689; for the 12-bit AD664 this represents 0.15LSBs.

±12V POWER SUPPLIES LIMIT REFERENCE SELECTION

In many systems with ±12V supplies, 5V references have to be substituted for 10V references due to headroom requirements from the supply input to the reference output. The AD689 is specified to operate with 12V ±10% supplies, increasing the voltage signal range by greater than 50% over systems using 5V references.

12-BIT DIGITAL-TO-ANALOG CONVERTER - AD767

The AD767 is specified to operate on supplies ranging from ±15V ±10% to ±12V ±5%. However, if ±12V ±10% supplies are used, then the supply voltage could drop to ±10.8V. Because the internal 10V reference will not function properly at +10.8V, an external reference must be used. Figure 14 shows the AD689 connected through a trim resistor to REF IN (Pin 7) on the AD767. Additional trim range must be provided since the internal reference of the AD767 has a 1% tolerance (±100mV) and full-scale and bipolar offset are both trimmed with the internal reference. The connection of internal scaling resistors allows the AD767 to be configured in many voltage output ranges as shown in Table II. Tables III and IV show output voltage levels when the AD767 is configured in straight binary and offset binary modes.




Figure 14. The AD689 as a Reference for the AD767

Output Range	Digital Input	LSB
±8.192V	Offset Binary	4mV
±4.096V	Offset Binary	2mV
±2.048V	Offset Binary	1mV
0 to +8.192V	Straight Binary	2mV
0 to +4.096V	Straight Binary	1mV

Table II. AD767 Output Voltage Ranges with AD689 Voltage Reference

Digital Input (Hex)	Analog Output
FFF	8.192V(4095/4096) = 8.190V
003	8.192V(0003/4096) = 0.006V
002	8.192V(0002/4096) = 0.004V
001	8.192V(0001/4096) = 0.002V
000	8.192V(0000/4096) = 0

Note: 1LSB = 8.192V/2¹² = 2mV

Table III. Straight Binary Codes

Digital Input (Hex)	Analog Output
FFF	8.192V(2047/2048) = +8.188V
801	8.192V(0001/2048) = +0.004V
800	8.192V(0000/2048) = 0
7FF	8.192V(0001/2048) = -0.004V
001	8.192V(2047/2048) = -8.188V
000	8.192V(2048/2048) = -8.192V

Note: 1LSB = 8.192V/2¹¹ = 4mV

Table IV. Bipolar (Offset Binary) Codes

12-BIT ANALOG-TO-DIGITAL CONVERTER – AD574A

The AD574A is a complete 12-bit A/D converter with reference and clock. It is specified to operate on $\pm 15V \pm 10\%$ supplies or $\pm 12V \pm 5\%$ supplies. The internal $+10V$ reference does not function properly with the use of $\pm 12V \pm 10\%$ supplies; the AD689 is then the ideal choice for an external reference. The AD689 also provides excellent temperature coefficient characteristics, reducing the gain T. C. by as much as 75% (depending on grade) over use of the internal reference. Figure 15 shows the AD689 connected in the optional trim configuration mode. The additional trim range is required since the internal reference of the AD574A has a $\pm 20mV$ tolerance, and full scale and offsets are both trimmed with the internal reference. The force and sense outputs are connected as closely as possible to the AD574A, and the ground sense pin is connected to the ANALOG COMMON pin (Pin 9) of the AD574A. This ensures that the AD689 will accurately deliver the 8.192V at the reference input.




Figure 15. AD689/AD574A Connections

NEGATIVE REFERENCE VOLTAGE FROM AN AD689

The AD689 can be used to provide a precision $-8.192V$ output as shown in Figure 16. The V_{IN} pin is tied to at least a $+3V$ supply; the output pins are grounded; and the AD689 ground pins are connected through a resistor to a $-12V$ supply. The equation provided in Figure 16 calculates the value of the resistor (R_S) such that when no load is connected the AD689 will sink the maximum current (8.192mA) plus the maximum quiescent current (5mA). When the load is connected, the AD689 will respond by reducing the current it sinks by the equivalent of the load current. The $-8.192V$ output is produced at the ground pins (Pins 3 and 4) instead of the V_{OUT} pins. The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard $+8.192V$ configuration.




Figure 16. AD689 as a Negative 8.192V Reference

PRECISION CURRENT SOURCE

The design of the AD689 allows it to be easily configured as a precision current source. By choosing the control resistor R_C in Figure 17, you can vary the load current (I_L) from the quiescent

current (2mA typically) to approximately 10mA. The compliance voltage (V_L) of this circuit varies depending upon the value of $+V_{IN}$ as shown in Figure 17.




Figure 17. Precision Current Source

PRECISION HIGH CURRENT SUPPLY

For higher currents, the AD689 can easily be connected to a power NPN or power Darlington NPN device. The circuit in Figure 18 can deliver up to 4 amps to the load. Due to potential headroom limitations on the V_{OUT} FORCE (Pin 6) when the power supply drops to a minimum of 10.8V, a resistor (R) from the power supply to V_{OUT} FORCE (Pin 6) is added to provide the maximum base current required by the 2N6282. The AD689 will, therefore, only be required to sink current. This arrangement guarantees sufficient base drive for the Darlington if the power supply drops to 10.8V. The formula provided calculates the value of R based on the minimum power supply voltage expected, V_{BE} and I_B maximum.

$$R = \frac{V_{IN}(\min) - (8.192V + V_{BE} + I_B[\max] \times 20\Omega)}{I_B(\max)}$$

Where,

$$V_{IN}(\min) \geq 10.8V$$

$$I_B(\max) \leq 8.192mA$$

For example,

$$\text{When, } V_{IN} = 10.8V, I_C = 4A, I_B = 2mA(\max),$$

$$V_{BE} = 1.2V$$

$$\text{Then } R = 684\Omega$$




Figure 18a. Precision High-Current Voltage Source





Figure 18b. Precision High-Current Current Source

AD1403/AD1403A*

FEATURES

Improved, Lower Cost, Replacements for Standard 1403, 1403A
 3-Terminal Device: Voltage In/Voltage Out
 Laser Trimmed to High Accuracy: $2.500V \pm 10mV$ (AD1403A)
 Excellent Temperature Stability: $25ppm/^{\circ}C$ (AD1403A)
 Low Quiescent Current: 1.5mA max
 10mA Current Output Capability
 Low Cost
 Convenient Mini-DIP Package

AD1403/AD1403A FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD1403 and AD1403A are improved three-terminal, low cost, temperature compensated, bandgap voltage references that provide a fixed 2.5V output voltage for inputs between 4.5V and 40V. A unique combination of advanced circuit design and laser-wafer-trimmed thin-film resistors provides the AD1403/AD1403A with an initial tolerance of $\pm 10mV$ and a temperature stability of better than $25ppm/^{\circ}C$. In addition, the low quiescent current drain of 1.5mA (max) offers a clear advantage over classical zener techniques.

The AD1403 or AD1403A is recommended as a stable reference for all 8-, 10- and 12-bit D-to-A converters that require an external reference. In addition, the wide input range of the AD1403/AD1403A allows operation with 5 volt logic supplies, making these devices ideal for digital panel meter applications and when only a single logic supply is available.

The AD1403 and AD1403A are specified for operation over the 0 to $+70^{\circ}C$ temperature range. The AD580 series of 2.5 volt precision IC references is recommended for applications where operation over the $-55^{\circ}C$ to $+125^{\circ}C$ range is required.

*Covered by Patent Numbers: 3,887,863; RE30,586.

PRODUCT HIGHLIGHTS

1. The AD1403A offers improved initial tolerance over the industry-standard 1403A: $\pm 10mV$ versus $\pm 25mV$ at a lower cost.
2. The three-terminal voltage in/voltage out operation of the AD1403/AD1403A provides a regulated output voltage without any external components.
3. The AD1403/AD1403A provides a stable 2.5V output voltage for input voltages between 4.5V and 40V making these devices ideal for systems that contain a single logic supply.
4. Thin film resistor technology and tightly controlled bipolar processing provide the AD1403A with temperature stabilities of $25ppm/^{\circ}C$.
5. The low 1.5mA maximum quiescent current drain of the AD1403 and AD1403A makes them ideal for CMOS and other low power applications.

SPECIFICATIONS

($V_{IN} = 15V$, $T_A = 25^\circ C$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Output Voltage ($I_O = 0mA$) AD1403 AD1403A	V_O	2.475 2.490	2.500 2.500	2.525 2.510	V
Temperature Coefficient of Output Voltage AD1403 AD1403A	$\Delta V_O / \Delta T$	— —	10 10	40 25	ppm/ $^\circ C$
Output Voltage Change, 0 to $+70^\circ C$ AD1403 AD1403A	ΔV_O	— —	— —	7.0 4.4	mV
Line Regulation ($15V \leq V_{IN} \leq 40V$) ($4.5V \leq V_{IN} \leq 15V$)	Reg_{in}	— —	1.2 0.6	4.5 3.0	mV
Load Regulation ($0mA < I_O < 10mA$)	Reg_{load}	—	—	10	mV
Quiescent Current ($I_O = 0mA$)	I_I	—	1.2	1.5	mA

MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Input Voltage	V_{IN}	40	V
Storage Temperature	T_{STG}	-25 to 100	$^\circ C$
Junction Temperature	T_J	+175	$^\circ C$
Operating Ambient Temperature Range	T_A	0 to +70	$^\circ C$

ORDERING INFORMATION

Device	Initial Tolerance	Package Option ¹
AD1403	$\pm 25mV$	N-8
AD1403A	$\pm 10mV$	N-8

NOTE

¹ See Section 13 for package outline information.

Specifications subject to change without notice.




Figure 1. Simplified AD1403 Schematic

Typical Performance Curves




Figure 2. Typical Change in V_{OUT} vs. V_{IN}
(Normalized to V_{OUT} @ $V_{IN} = 15V$ @ $T_C = 25^\circ C$)




Figure 3. Change in Output Voltage vs. Load Current
(Normalized to V_{OUT} @ $V_{IN} = 15V$, $I_{OUT} = 0mA$)




Figure 4. Quiescent Current vs. Temperature
($V_{IN} = 15V$, $I_{OUT} = 0mA$)




Figure 5. Change in V_{OUT} vs. Temperature
(Normalized to V_{OUT} @ $V_{IN} = 15V$)




Figure 6. Change in V_{OUT} vs. Temperature
(Normalized to V_{OUT} @ $V_{IN} = 15V$, $I_{OUT} = 0mA$)

Applying the AD1403/AD1403A

VOLTAGE VARIATION VS. TEMPERATURE AND LINE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references are characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of the inconsistent nonlinearities in zener references (butterfly or "S" type characteristics), most manufacturers use a maximum limit error band approach to characterize their references. This technique measures the output voltage at 3 to 5 different temperatures and guarantees that the output voltage deviation will fall within the guaranteed error band at these discrete temperatures. This approach, of course, makes no mention or guarantee of performance at any other temperature within the operating temperature range of the device.

The consistent Voltage vs. Temperature performance of a typical AD1403 is shown in Figure 6. Note that the characteristic is quasi-parabolic, not the possible "S" type characteristics of classical zener references. This parabolic characteristic permits a maximum output deviation specification over the device's full operating temperature range, rather than just at 3 to 5 discrete temperatures.

The AD1403 exhibits a worst-case shift of 7.5mV over the entire range of operating input voltage, 4.5 volts to 40 volts. Typically, the shift is less than 1mV as shown in Figure 3.

THE AD1403A AS A LOW POWER, LOW VOLTAGE PRECISION REFERENCE FOR DATA CONVERTERS

The AD1403A has a number of features that make it ideally suited for use with A/D and D/A data converters used in complex microprocessor-based systems. The calibrated 2.500 volt output minimizes user trim requirements and allows operation from a single low voltage supply. Low power consumption (1.5mA quiescent current) is commensurate with that of CMOS-type devices, while the low cost and small package complements the decreasing cost and size of the latest converters.




Figure 7. Low Power, Low Voltage Reference for the AD7524 Microprocessor-Compatible 8-Bit DAC

Figure 9 shows the AD1403A used as a reference for the AD7524 low-cost 8-bit CMOS DAC with complete microprocessor interface. The AD1403A and the AD7524 are specified to operate from a single 5 volt supply; this eliminates the need to provide a +15 volt power supply for the sole purpose of operating a reference. The AD7524 includes an 8-bit data register, and address decoding logic; it may thus be interfaced directly to an 8- or 16-bit data bus. Only 300µA of quiescent current from the single +5 volt supply is required to operate the AD7524 which is packaged in a small 16 pin DIP. The AD542 output amplifier is also low power, requiring only 1.5mA quiescent current. Its laser-trimmed offset voltage preserves the ±1/2LSB linearity of the AD7524KN without user trims and it typically settles to ±1/2LSB in less than 5 microseconds. It will provide the 0 volt to -2.5 volt output swing from ±5 volt supplies.

THE AD1403 AS A PRECISION PROGRAMMABLE CURRENT SOURCE

The AD1403 is an excellent building block for precision current sources. Its wide range of operating voltages, 4.5V to 40V, along with excellent line regulation over that range (7.5mV) result in high insensitivity to varying load impedances. The low quiescent current (I_1) of 1.5mA (max) and the maximum specified maximum load current of 10mA allows the user to program current to any value between 1.5mA and 10mA.

Figure 10a shows the AD1403 connected as a current source. Total current is equal to the quiescent current plus the load current. Most of the temperature coefficient comes from the quiescent current term I_1 , which has a typical TC of 0.13%/°C (1300ppm/°C). The load voltage (and hence current) TC is much lower at ±40ppm/°C max (AD1403). Therefore, the overall temperature coefficient decreases rapidly as the load current is increased. Figure 10b shows the typical temperature coefficient for currents between 1.5mA and 10mA. Use of an AD1403A will not improve the TC appreciably.




Figure 8a. The AD1403 as a Precision Programmable Current Source






Figure 8b. Typical Temperature Coefficient of Current Source

AD2700/AD2701/AD2702

FEATURES

Very High Accuracy: 10.000 Volts ±2.5mV (L and U)
Low Temperature Coefficient: 3ppm/°C
Performance Guaranteed -55°C to +125°C
10mA Output Current Capability
Low Noise
Short Circuit Protected

AD2700 SERIES FUNCTIONAL BLOCK DIAGRAMS



PRODUCT DESCRIPTION

The AD2700 family of precision 10 volt references offer the user excellent accuracy and stability at a moderate price by combining the recognized advantages of thin film technology and active laser trimming. The low temperature drift (3ppm/°C) achieved with these technologies can be matched only by the use of ovens, chip heaters for temperature regulation, or with hand selected components and manual trimming. In addition, temperature-regulated devices are guaranteed only up to +85°C operation, whereas the U- and S-grade devices in the AD2700 family are guaranteed to +125°C.

The AD2700 is a +10 volt reference which is designed to interface with high accuracy bipolar D/A converters of 10 and 12 bit resolution. The 10mA output drive capability also makes the AD2700 ideal for use as a general positive system reference.

The AD2701 is a negative 10 volt reference especially designed to interface with CMOS D/A and A/D converters, as shown in the applications. For systems requiring a dual tracking reference, the AD2702 offers both positive and negative precision 10 volt outputs in a single package. Both are often used with 52XX Series 12-bit A/D converters which require -10V external references for high accuracy over wide temperature ranges.

All three devices are offered in "J" and "L" grades for operation from -25°C to +85°C and "S" and "U" grades for the -55°C to +125°C temperature range.

PRODUCT HIGHLIGHTS

1. Active laser trimming of both initial accuracy and temperature performance results in very high accuracy over the temperature range without external components. The AD2700/01/02 LD grades have a maximum output voltage error at 25°C of ±2.5mV with no external adjustments.
2. The performance of the AD2700 series is achieved by a well-characterized design and precise control over the manufacturing process.
3. The AD2700 series is well suited for a broad range of applications requiring an accurate, stable reference source such as high resolution data converters (12 or 14 bits), test and measurement systems and calibration standards.

Model	Output
AD2700	+10.000V
AD2701	-10.000V
AD2702	±10.000V

SPECIFICATIONS (max or min @ $E_{IN} \pm 15V$ @ $+25^{\circ}C$, $R_L = 2k\Omega$ unless otherwise noted)

MODEL	JD	LD	SD	UD
ABSOLUTE MAX RATINGS				
Input Voltage (for applicable supply)	$\pm 20V$	*	*	*
Power Dissipation @ $+25^{\circ}C$ - AD2700, 01	300mW	*	*	*
- AD2702	450mW	*	*	*
Operating Temperature Range	$-25^{\circ}C$ to $+85^{\circ}C$	*	$-55^{\circ}C$ to $+125^{\circ}C$	***
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$	*	*	*
Lead Temperature (soldering, 10s)	$+300^{\circ}C$	*	*	*
Short Circuit Protection (to GND)	Continuous	*	*	*
OUTPUT VOLTAGE ERROR @ $+25^{\circ}C$				
AD2700 10.000V	$\pm 0.005V$	$\pm 0.0025V$	*	**
AD2701 $-10.000V$	$\pm 0.005V$	$\pm 0.0025V$	*	**
AD2702 $\pm 10.000V$	$\pm 0.005V$	$\pm 0.0025V$	*	**
OUTPUT CURRENT¹ - @ $+25^{\circ}C$				
$(V_{IN} = \pm 13$ to $\pm 18V)$ over op. temp. range	$\pm 10mA$	*	*	*
	$\pm 5mA$	$+5mA, -2mA$	**	**
OUTPUT VOLTAGE ERROR - AD2700,01				
$(T_{min}$ to $T_{max})^2$	10ppm/ $^{\circ}C$	3ppm/ $^{\circ}C$	**	**
	$\pm 11.0mV$	$\pm 4.3mV$	$\pm 8mV$	$\pm 5.5mV$
AD2702	10ppm/ $^{\circ}C$	5ppm/ $^{\circ}C$	**	3ppm/ $^{\circ}C$
	$\pm 11.0mV$	$\pm 5.5mV$	$\pm 10.0mV$	$\pm 5.5mV$
LINE REGULATION				
$V_{IN} = \pm 13.5$ to $\pm 16.5V$	300 $\mu V/V$	*	*	*
LOAD REGULATION				
0 to $\pm 10mA$	50 $\mu V/mA$	*	*	*
OUTPUT RESISTANCE				
	0.05 Ω	*	*	*
INPUT VOLTAGE, OPERATING				
	$\pm 13V$ to $\pm 18V$	*	*	*
QUIESCENT CURRENT - AD2700, 01				
	$\pm 14mA$	*	*	*
- AD2702	$+17mA, -4mA$	*	*	*
NOISE				
(0.1 to 10Hz)	50 μV p-p typ	*	*	*
LONG TERM STABILITY (@ $+55^{\circ}C$)				
	100ppm/1000 Hrs. (typ)	*	*	*
OFFSET ADJUST RANGE				
(See Diagrams)	$\pm 20mV$ (min)	*	*	*
OFFSET ADJUST TEMP DRIFT EFFECT				
	$\pm 4\mu V/^{\circ}C$ per mV of Adjust (typ)	*	*	*
PACKAGE OPTION^{3,4}				
	DH-14B	DH-14B	DH-14B	DH-14B

NOTES

*Same as "JD" grade performance.

**Same as "LD" grade performance.

***Same as "SD" grade performance.


¹ Specified with resistive load to common.

² Output voltage error as a function of temperature is determined using the box method. Each unit is tested at T_{min} , T_{max} and $+25^{\circ}C$. At each temperature V_{OUT} must fall within the rectangular area bounded by the minimum and maximum temperature and whose maximum V_{OUT} value is equal to V_{OUT} nominal plus or minus the maximum $+25^{\circ}C$ error plus the maximum drift error from $+25^{\circ}C$. The box limits are noted below the drift values used to calculate the box.




³ Analog Devices reserves the right to ship metal packages in lieu of the standard ceramic packages for J and L grade parts.

⁴ See Section 13 for package outline information.

Specifications subject to change without notice.




Pin Designations



*EXTERNAL 10k POTENTIOMETER PROVIDES ±30mV OUTPUT OFFSET ADJUST. TEMPERATURE EFFECT IS ±4µV/° PER MV OF OFFSET CORRECTION (EXTERNAL ADJUSTMENT OPTIONAL).


Fine Trim Connections



Using AD2702 Reference with the Fast, High Accuracy AD5215 – 12-Bit ADC

USING AD2700 REFERENCE WITH THE AD7520 AND AN IC AMPLIFIER TO BUILD A DAC

The AD2700 series is ideal for use with the AD7520 series of CMOS D/A converters. A CMOS converter in a unipolar application as shown below performs an inversion of the voltage reference input. Thus, use of the +10 volt AD2700 reference will result in a 0 to -10 volt output range. Alternatively, using the -10 volt AD2701 will result in a 0 to +10 volt range. Two operational amplifiers are used to give a bipolar output range of -10 volt to +10 volt, as shown in the lower figure. Either the AD2700 or AD2701 can be used, depending on the transfer code characteristic desired. For more detailed applications information, refer to the AD7520 Data Sheet.




Unipolar Binary Operation

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{REF} (1 - 2^{-10})$
1000000001	$-V_{REF} (1/2 + 2^{-10})$
1000000000	$\frac{-V_{REF}}{2}$
0111111111	$-V_{REF} (1/2 - 2^{-10})$
0000000001	$-V_{REF} (2^{-10})$
0000000000	0

NOTE: 1 LSB = $2^{-10} V_{REF}$

Table I. Code Table – Unipolar Binary Operation



Bipolar Operation (4-Quadrant Multiplication)


DIGITAL INPUT	ANALOG OUTPUT
1111111111	$V_{REF} (1 - 2^{-9})$
1000000001	$-V_{REF} (2^{-9})$
1000000000	0
0111111111	$V_{REF} (2^{-9})$
0000000001	$V_{REF} (1 - 2^{-9})$
0000000000	V_{REF}

NOTE: 1 LSB = $2^{-9} V_{REF}$


Table II. Code Table – Bipolar (Offset Binary) Operation

USING THE AD2700 VOLTAGE REFERENCE WITH D/A CONVERTER


An AD2700 Voltage Reference can be used with an inverting operational amplifier and an R-2R ladder network. If all bits but the MSB are off (i.e., grounded), the output voltage is $(-R/2R)E_{REF}$. If all bits but Bit 2 are off, it can be shown that the output voltage is $1/2(-R/2R)E_{REF} = 1/4E_{REF}$. The lumped resistance of all the less-significant-bit circuitry (to the left of Bit 2) is $2R$; the Thevenin equivalent looking back from the MSB towards Bit 2 is the generator, $E_{REF}/2$, and the series resistance $2R$; since the grounded MSB series resistance, $2R$, has virtually no influence – because the amplifier summing point is at virtual ground – the output voltage is therefore $-E_{REF}/4$. The same line of thinking can be employed to show that the nth bit produces an increment of output equal to $2^{-n} E_{REF}$.



a. Basic Circuit



b. Example: Contribution of Bit 2; All Other Bits "0"





c. Simplified Equivalent of Circuit (b.)

AD2710/AD2712

FEATURES

Laser Trimmed to High Accuracy: 10.000V ± 1.0mV
Low Temperature Coefficient: 1ppm/°C (L Grade)
Excellent Long Term Stability: 25ppm/1000hrs.
5mA Output Current Capability
Low Noise: 30μV p-p
Short Circuit Protected
No Heater Utilized
Small Size (Standard 14-Pin DIP Package)

AD2710/AD2712 FUNCTIONAL BLOCK DIAGRAMS



PRODUCT DESCRIPTION

The AD2710 and AD2712 are temperature-compensated, hybrid voltage references which provide precise 10.000V output from an unregulated input level from 13.5 to 16.5 volts. Active laser trimming is used to trim both the initial error at +25°C as well as the temperature coefficient, which results in ultra high precision performance previously available only in oven-regulated modules. The 1.0mV maximum initial error and 1ppm/°C guaranteed maximum temperature coefficient of the AD2710L and AD2712L represent the best performance combination available without using ovens or heated substrates for temperature regulation.

The AD2710 series of precision 10.000 volt references offer the user unequalled accuracy and stability with performance guaranteed over the 0 to +70°C temperature range. The devices combine the recognized advantages of thin film technology and active laser trimming with a unique integrated ceramic package design to provide an excellent reference for use in applications requiring high accuracy and stability.

The AD2710 is recommended for use as a reference for 10-, 12- and 14-bit D/A converters which require an external reference. The device is also suitable for many types of high resolution A/D converters, either successive approximation or integrating designs. The 5mA output drive capability of the device also makes the AD2710 ideal for use as a master system reference.

For systems requiring a dual tracking reference, the AD2712 offers both positive and negative outputs in a single package. All units are packaged in an integrated ceramic 14-pin side-brazed package offering superior reliability over other package designs.

PRODUCT HIGHLIGHTS

1. Active laser trimming of both initial accuracy and temperature coefficient results in very high accuracy over the temperature range without the use of external components. AD2710 has a maximum deviation from 10.000 volts of ±1.00mV at 25°C with no external adjustments.
2. The AD2710 and AD2712 are well suited for a broad range of applications requiring an accurate, stable reference source such as data converters, test and measurement systems and calibration standards.
3. The performance of the AD2710 series is achieved by a well-characterized design and close control over the manufacturing process. This eliminates the need for temperature-controlled ovens to provide stability.
4. The advanced multilayer integrated ceramic package results in superior electrical performance as well as inherent high reliability.

SPECIFICATIONS (typical @ $V_S \pm 15V$ after a 5 minute warm-up at $+25^\circ C$, no load condition unless otherwise specified)

Model	AD2710KN	AD2710LN	AD2712KN	AD2712LN
ABSOLUTE MAXIMUM RATINGS				
Input Voltage (for applicable supply)	$\pm 18V$	*	*	*
Power Dissipation @ $+25^\circ C$	300mW	*	450mW	**
Operating Temperature Range	0 to $+70^\circ C$	*	*	*
Storage Temperature Range	$-55^\circ C$ to $+100^\circ C$	*	*	*
Lead Temperature (soldering, 20s)	$+260^\circ C$	*	*	*
Short Circuit Protection (to GND)	Continuous	*	*	*
OUTPUT VOLTAGE ERROR¹				
$+25^\circ C$	$\pm 1.0mV$ max	*	*	*
OUTPUT VOLTAGE TEMPERATURE COEFFICIENT²				
+10V Output	$+25^\circ C$ to $+70^\circ C$ 0 to $+25^\circ C$	$\pm 2ppm/^\circ C$ max $\pm 5ppm/^\circ C$ max	$\pm 1ppm/^\circ C$ max * ³	$\pm 2ppm/^\circ C$ max *
-10V Output ⁴	$+25^\circ C$ to $+70^\circ C$ 0 to $+25^\circ C$	Not Applicable Not Applicable	Not Applicable Not Applicable	$\pm 2ppm/^\circ C$ max **
LINE REGULATION				
$V_S = \pm 13.5$ to $\pm 16.5^5$	$125\mu V/V(200\mu V/V$ max)	*	*	*
OUTPUT CURRENT				
	10mA	*	*	*
LOAD REGULATION				
$I_O = 0$ to $\pm 5mA$	$50\mu V/mA(100\mu V/mA$ max)	*	*	*
OUTPUT RESISTANCE				
	0.05Ω	*	*	*
INPUT VOLTAGE⁵				
Operating Range	$\pm 13V$ to $\pm 18V$	*	*	*
Specified Performance	$\pm 13.5V$ to $\pm 16.5V$	*	*	*
QUIESCENT SUPPLY CURRENT				
V_{S+}	9mA(14mA max)	*	12mA (16mA max)	**
V_{S-}^5	Not Applicable	Not Applicable	2mA (4mA max)	**
NOISE				
0.1 to 10Hz	$30\mu V$ p-p	*	*	*
LONG TERM STABILITY				
$T_A = +25^\circ C$	25ppm/1000 Hours	*	*	*
EXTERNAL TRIM RANGE⁶				
	$\pm 10mV$	*	*	*
PACKAGE OPTION⁷				
	DH-14B	*	*	*

NOTES

*Same as AD2710KN. **Same as AD2712KN performance.

¹ Specifications apply to both outputs of the AD2712.

² Refer to next page for definition of temperature-related error specifications.

³ The AD2710LN and AD2712LN outputs are guaranteed for a maximum $\pm 2ppm/^\circ C$ temperature coefficient over the $+15^\circ C$ to $+25^\circ C$ temperature range. Refer to Figure 1.

⁴ The $+10V$ and $-10V$ outputs of the AD2712 typically track within $\pm 1ppm/^\circ C$ over the specified temperature range.

⁵ Negative power supply not required for AD2710.

⁶ Use of the output trim will change the temperature coefficient approximately $0.3ppm/^\circ C$ for each millivolt of adjustment.

⁷ See Section 13 for package outline information.

Specifications subject to change without notice.

Applying the AD2710 Series

UNDERSTANDING THE SPECIFICATIONS

The AD2710 and AD2712 precision references are designed for applications requiring both the lowest possible initial error at room temperature and the lowest possible temperature drift. The specification for initial error is relatively straight-forward, and is the absolute error from exactly 10.000V. The specification for temperature drift, however, must be explained.

Various methods have been used to specify the temperature drift of voltage references, including the "butterfly", "box", and "modified-box" (or total error) methods. The AD2710 and AD2712 are specified with the "butterfly" method.

Using three or more temperatures provides the user with a tighter drift specification, eliminating possible mid-range excursions. The AD2710 and AD2712 have been designed and characterized as having a smooth drift curve with a virtually straight segment from +25°C to +70°C. The typical curve as shown is concave downward and gradually increases slope near 0°C.

As can be seen from Figure 1, the AD2710L and AD2712L +10V outputs will exhibit a maximum temperature coefficient of $\pm 1 \text{ ppm}/^\circ\text{C}$ ($\pm 2 \text{ ppm}/^\circ\text{C}$ for "K" grade) from +25°C to +70°C. Over the short range between +15°C and +25°C, the AD2710L and AD2712L +10V outputs have a maximum drift of only $\pm 2 \text{ ppm}/^\circ\text{C}$ and a maximum drift of $\pm 5 \text{ ppm}/^\circ\text{C}$ from 0 to +15°C. The negative output of the AD2712L has a similar temperature coefficient characteristic with a maximum slope of $\pm 2 \text{ ppm}/^\circ\text{C}$ from +25°C to +70°C. This limit continues from +25°C to +15°C and then increases to a $\pm 5 \text{ ppm}/^\circ\text{C}$ maximum slope from +15°C and 0°C. Every unit is 100 percent tested and guaranteed to meet these specifications over the full 0 to +70°C temperature range.




Figure 1. Maximum Change from +10V Output from +25°C Value vs. Temperature

All grades of the AD2710 and AD2712 are tested after a five minute warm-up period. This warm-up allows the entire circuit to attain thermal equilibrium. The warm-up drift is approximately 500 microvolts and is completely settled approximately three minutes after turn-on. Figure 2 shows the typical warm-up characteristics of the AD2710.




Figure 2. AD2710 Typical Warm-Up Drift

USING THE AD2710 AS A DAC REFERENCE

Digital-to-analog converters require a reference to establish

the full scale output range. It is this reference which will ultimately determine the absolute accuracy of the converter. While many converters include internal reference sources, better overall performance can be obtained if a higher precision external reference is used.




Figure 3. Low Drift 12-Bit D/A Converter

Figure 3 shows the AD2710 used with the AD566A high-speed 12-bit DAC. The AD566AKD is laser trimmed for $\pm 1/4 \text{ LSB}$ maximum nonlinearity, and exhibits a gain temperature coefficient of $3 \text{ ppm}/^\circ\text{C}$. Use of the AD2710LN reference will result in a worst case total gain temperature coefficient of $4 \text{ ppm}/^\circ\text{C}$. After initial calibration of the DAC scale factor at room temperature, 12-bit absolute accuracy can be maintained over the +15°C to +70°C temperature range. The high output current capability of the AD2710 allows it to serve as a reference for up to 10 such converters in a system.

The resolution of the AD566A can be extended as shown in Figure 3 by summing the output of another DAC. In this example, an AD559 is used to provide 4 additional bits. Since the AD559 is driven from the same AD2710 reference as the AD566A which provides the higher-order bits, and uses a similar internal thin-film resistor ladder, it will exhibit first-order temperature tracking. While this circuit provides 16-bits of resolution, it is only as accurate as the AD566A used for the most significant bits. Use of an AD566AKD will typically achieve $\pm 0.003\%$ accuracy ($\pm 1/2 \text{ LSB}$ at 14 bits).





Figure 4. 16-Bit Binary DAC with AD2710 Reference

HIGH RESOLUTION ANALOG-TO-DIGITAL CONVERSION
 The AD2710 is well-suited to both system and instrument-level analog-to-digital converter reference requirements. The excellent absolute accuracy and low temperature drift allow low-cost measurement systems to offer high levels of performance.
 The AD7555 is a 4½/5½ digit ADC subsystem which uses the quad-slope conversion technique to achieve high accuracy at

low cost. This patented conversion process performs automatic correction for offsets and other errors in the analog circuitry as a part of each conversion. Total scale factor drift 1.2ppm/°C is possible using the AD2710L reference and medium-precision external amplifiers. This represents a full scale drift of less than ±10 counts in ±200,000 from +15°C to +45°C. Less than 1 count of drift will occur in the 4 1/2 digit mode.

The AD7555 was designed for use with a 4.096V reference, which produces a ±2 volt input range. When the AD2710 is used, the input range is increased to ±4.88281V (24.4µV/count). The new scaling can be handled either by using a precision gain stage before the AD7555 analog input as shown or by using a microprocessor to digitally correct the scale. The actual input signal value can be computed by multiplying the count produced by the AD7555 by V_{REF1} (10 volts in this case), and dividing the result by 409600. Details of the digital circuitry of the AD7555 can be found on the AD7555 data sheet.

It should be noted that when the AD7555 is used with the AD2710 10 volt reference, it is necessary to use a V_{CC} greater than 10 volts. Thus the digital inputs and outputs of the ADC will be compatible with CMOS logic levels.



- NOTES:
 1. R8 C1 VALUES SHOWN ARE FOR 5 1/2 DIGIT MODE. FOR 4 1/2 DIGIT MODE R8 = 360k, C1 = 0.22µF.
 SUITABLE CAPACITORS AS AVAILABLE FROM COMPONENT RESEARCH CO. INC., 1655 26th STREET, SANTA MONICA, CA, 90404. (STOCK NUMBER FOR 0.22µF CAPACITOR IS D11B224KXW).
 2. R4, R6, R7 1% TOLERANCE.
 3. R1, R3 SHOULD TRACK WITHIN 0.5ppm/°C. EITHER BULK METAL OR WIRE WOUND RESISTORS (OR A THIN-FILM NETWORK) SHOULD BE USED. R2 SHOULD BE A LOW-TYPE POTENTIOMETER OR A SELECTED LOW DRIFT FIXED RESISTOR.

Figure 5. High Accuracy Low Drift A/D Converter




Figure 6. Optional Fine Trim Connections





Figure 7. Pin Connections (Top View)

FEATURES

Replacement for Industry Standard REF01
Laser Trimmed to High Accuracy: 10.000V \pm 30mV
(A and E Grades)
Trimmed Temperature Coefficient: 8.5ppm/ $^{\circ}$ C max
(A and E Grades)
Low Noise: 4 μ V p-p Typical
Output Trim Capability
Machine Insertable Hermetic Cerdip Package

ADREF01 FUNCTIONAL BLOCK DIAGRAM


NOTE: MAKE NO CONNECTIONS TO PINS 1, 3, 7 AND 8.

PRODUCT DESCRIPTION

The ADREF01 is a 10V reference that utilizes a buried Zener diode for minimal noise and drift over temperature. The Zener diode provides a precise 10.0V output from an unregulated input voltage of 13.5V to 36V. Laser Wafer Trimming (LWT) is used to trim both the initial error at +25 $^{\circ}$ C as well as the temperature coefficient.

The +10V output can be adjusted over a +3%, -1% range with minimal effect on device characteristics. The ADREF01 offers good drift characteristics, low power consumption, and good accuracy for applications requiring a low-cost reference.

The ADREF01 is recommended as a reference for 8-, 10- and 12-bit D/A converters that require an external reference. The device is also ideal for all types of A/D converters with up to 12-bit accuracy.

The ADREF01E and ADREF01H are specified for operation from 0 to +70 $^{\circ}$ C, and the ADREF01 and ADREF01A are specified for operation between -55 $^{\circ}$ C and +125 $^{\circ}$ C. All grades are packaged in a hermetic 8-pin cerdip package.

PRODUCT HIGHLIGHTS

1. The ADREF01 is a second source equivalent to the industry standard REF01.
2. The ADREF01 provides a stable 10.000V output for input voltages between 13.5V and 36V.
3. Laser Wafer Trimming reduces initial offset error to 30mV (A and E grades).
4. The buried Zener diode reference reduces noise to 4 μ V p-p, and improves temperature stability to 8.5ppm/ $^{\circ}$ C max (A and E grades).
5. Cerdip packaging provides hermeticity and machine insertability at a low price.

SPECIFICATIONS ($T_A = +25^\circ\text{C}$, $V_{IN} = +15\text{V}$ unless otherwise specified)

Model	ADREF01H			ADREF01E			ADREF01			ADREF01A			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Output Voltage	9.950		10.050	9.970		10.030	9.950		10.050	9.970		10.030	V
Output Voltage Drift 0 to +70°C -55°C to +125°C		10	25		3	8.5		10	25		3	8.5	± ppm/°C
Gain Adjustment	-1 +3			-1 +3			-1 +3			-1 +3			%
Line Regulation (T_{\min} to T_{\max}) $13.5\text{V} \leq V_{IN} \leq 36\text{V}$			100			100			100			100	± $\mu\text{V}/\text{V}$
Load Regulation Sourcing $0 < I_{OUT} < 10\text{mA}$ T_{\min} to T_{\max} Sinking $-10 < I_{OUT} < 0\text{mA}$ T_{\min} to T_{\max}			100			100			100			100	± $\mu\text{V}/\text{mA}$
Quiescent Current		2	4		2	4		2	4		2	4	mA
Power Dissipation		30			30			30			30		mW
Output Noise 0.1Hz to 10Hz Spectral Density, 100Hz		4 100			4 100			4 100			4 100		$\mu\text{V p-p}$ $\text{nV}/\sqrt{\text{Hz}}$
Long-Term Stability		15			15			15			15		ppm/1000Hr
Short-Circuit Current-to-Ground		30	50		30	50		30	50		30	50	mA
Short-Circuit Current-to- V_{IN}		30	50		30	50		30	50		30	50	mA
Turn-On Settling Time to 0.01% FS		60			60			60			60		μs
Temperature Range Specified Performance		0	+70		0	+70		-55	+125		-55	+125	°C

NOTE

Specifications subject to change without notice.

Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS*

V_{IN} to Ground	36V
Power Dissipation (25°C)	500mW
Storage Temperature	-65°C to +150°C
Lead Temp (Soldering, 10sec)	300°C
Package Thermal Resistance	
θ_{JC}	22°C/W
θ_{JA}	110°C/W

Output Protection: Output safe for indefinite short to ground and momentary short to V_{IN} .


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Initial Error mV	Temp. Coefficient ppm/°C	Temp. Range °C	Package Option*
ADREF01HQ	50	25	0 to +70	Cerdip (Q-8)
ADREF01EQ	30	8.5	0 to +70	Cerdip (Q-8)
ADREF01Q	50	25	-55 to +125	Cerdip (Q-8)
ADREF01AQ	30	8.5	-55 to +125	Cerdip (Q-8)


*See Section 13 for package outline information.

PIN CONFIGURATION



THEORY OF OPERATION

The ADREF01 consists of a proprietary buried Zener diode reference, an output buffer amplifier, and several high stability thin-film resistors. This design provides an accurate 10V reference with initial offset of 30mV or less, and a temperature coefficient of 8.5ppm/°C (A and E grades).



NOTE: MAKE NO CONNECTIONS TO PINS 1, 3, 7 AND 8.

Figure 1. Functional Block Diagram

LOAD REGULATION

The ADREF01 has excellent load regulation characteristics. Figure 2 shows that varying the load several mA changes the output by only a few μ V.




Figure 2. Typical Load Regulation Characteristics

TEMPERATURE PERFORMANCE

The ADREF01 is designed for reference applications where good temperature performance is needed. Temperature testing ensures that the device's high level of performance is maintained over the operating temperature range.

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references

have been characterized using a maximum deviation per degree Centigrade; i.e., ppm/°C. However, because of nonlinearities in temperature characteristics which originated in standard Zener references (such as "S" type characteristics), most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves the measurement of the output at three or more different temperatures to specify an output voltage error band.

Figure 3 shows the typical output voltage drift for the ADREF01E and illustrates the test methodology. The box in Figure 3 is bounded on the sides by the operating temperature extremes, and on the top and the bottom by the maximum and minimum output voltages measured over the operating temperature range. The slope of the diagonal drawn from the lower left to the upper right corner of the box determines the performance grade of the device.




Figure 3. Typical ADREF01E Temperature Drift

Each ADREF01E and ADREF01H grade unit is tested at 0, +25°C and +70°C. Each ADREF01 and ADREF01A grade unit is tested at -55°C, +25°C and +125°C. This approach ensures that the variations of output voltage that occur as the temperature changes within the specified range will be contained within a box whose diagonal has a slope equal to the maximum specified drift. The position of the box on the vertical scale will change from device to device as initial error and the shape of the curve vary. The maximum height of the box for the appropriate temperature range and device grade is shown in Figure 4. Duplication of these results requires a combination of high accuracy and stable temperature control in a test system. Evaluation of the ADREF01 will produce a curve similar to that in Figure 3, but output readings may vary depending on the test methods and equipment utilized.

DEVICE GRADE	MAXIMUM OUTPUT CHANGE (mV)	
	0 TO +70°C	-55°C TO +125°C
ADREF01H	67.5	95 45.3
ADREF01E	36	
ADREF01		
ADREF01A		

Figure 4. Maximum Output Change in mV

APPLYING THE ADREF01

The ADREF01 is simple to use in virtually all reference applications. When power is applied to Pin 2 and Pin 4 is grounded, Pin 6 provides a 10V output. No external components are required; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The ADREF01 requires less than 4mA quiescent current from an operating supply of +15V.

An external fine trim may be desired to set the output level to exactly 10.000V (calibrated to a main system reference). System calibration may also require a reference voltage that is slightly different from 10.000V, for example, 10.24V for binary applications. In either case, the optional trim circuit shown in Figure 5 can offset the output by as much as 300mV, if desired, with minimal effect on other device characteristics.




Figure 5. Optional Fine Trim Configuration

NEGATIVE REFERENCE VOLTAGE FROM AN ADREF01

The ADREF01 can be used to provide a -10.000V output as shown in Figure 6. The V_{IN} pin is tied to at least a +3.5V supply, the output pin is grounded, and the ADREF01 ground pin is connected through a resistor, R_S , to a -15V supply. The -10V output is now taken from the ground pin (Pin 4) instead of V_{OUT} . It is essential to arrange the output load and the supply resistor R_S so that the net current through the ADREF01 is between 2.5mA and 10mA. The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard +10V output configuration.




Figure 6. Negative 10V Reference

10V REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The ADREF01 is ideal for applications with 10- and 12-bit multiplying CMOS D/A converters. In the standard hookup, as shown in Figure 7, the ADREF01 is paired with the AD7533 10-bit multiplying DAC and the AD711 high-speed BiFET op amp. The amplifier/DAC configuration produces a unipolar 0 to -10V output range. Bipolar output applications and other operating details can be found on the AD7533 data sheet.




Figure 7. Low-Cost 10-Bit CMOS DAC Application

CURRENT SOURCE

The design of the ADREF01 allows it to be easily configured as a current source. The voltage drop from Pin 2 to Pin 4 in Figure 8 must remain between 13.5V and 36V. There will be a constant 10V drop across R_C . By choosing control resistor R_C you can vary the load current from the quiescent current (2mA typically) to approximately 10mA.




Figure 8. Current Source

ADREF02
FEATURES

Replacement for Industry Standard REF02
Laser Trimmed to High Accuracy: $5.000V \pm 15mV$
 (A and E Grades)
Trimmed Temperature Coefficient: $8.5ppm/^{\circ}C$ max
 (A and E Grades)
Low Noise: $4\mu V$ p-p Typical
Output Trim Capability
Temperature Output Pin
Machine Insertable Hermetic Cerdip Package

PRODUCT DESCRIPTION


The ADREF02 is a 5V reference that utilizes a buried Zener diode for minimal noise and drift over temperature. The Zener diode provides a precise 5.0V output from an unregulated input voltage of 10.8V to 36V. Laser Wafer Trimming (LWT) is used to trim both the initial error at $+25^{\circ}C$ as well as the temperature coefficient.

The +5V output can be adjusted over a +6%, -2% range with minimal effect on device characteristics. The ADREF02 offers good drift characteristics, low power consumption, and good accuracy for applications requiring a low-cost reference.

The ADREF02 is recommended as a reference for 8-, 10- and 12-bit D/A converters that require an external reference. The device is also ideal for all types of A/D converters with up to 12-bit accuracy.

The ADREF02 provides a temperature output pin that enables it to be configured as a temperature transducer. The temperature output pin provides an output voltage that varies linearly with temperature.

The ADREF02E and H are specified for operation from 0 to $+70^{\circ}C$, and the ADREF02 and A are specified for operation between $-55^{\circ}C$ and $+125^{\circ}C$. All grades are packaged in a hermetic 8-pin cerdip package.

ADREF02 FUNCTIONAL BLOCK DIAGRAM


NOTE: PINS 1, 7 & 8 ARE INTERNAL TEST POINTS.
MAKE NO CONNECTIONS TO THESE POINTS.

PRODUCT HIGHLIGHTS

1. The ADREF02 is a second source equivalent to the industry standard REF02.
2. The ADREF02 provides a stable 5.000V output for input voltages between 10.8V and 36V.
3. Laser Wafer Trimming reduces initial offset error to 15mV (A and E grades).
4. The buried Zener diode reference reduces noise to $4\mu V$ p-p, and improves temperature stability to $8.5ppm/^{\circ}C$ max (A and E grades).
5. Temperature out pin enables the ADREF02 to be configured as a temperature transducer.
6. Cerdip packaging provides hermeticity and machine insertability at a low price.

SPECIFICATIONS ($T_A = +25^\circ\text{C}$, $V_{IN} = +15\text{V}$ unless otherwise specified)

Model	ADREF02H			ADREF02E			ADREF02			ADREF02A			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Output Voltage	4.975		5.025	4.985		5.015	4.975		5.025	4.985		5.015	V
Output Voltage Drift 0 to +70°C -55°C to +125°C		10	25		3	8.5		10	25		3	8.5	ppm/°C
Gain Adjustment	-2 +6			-2 +6			-2 +6			-2 +6			% %
Line Regulation (T_{min} to T_{max}) 10.8V < $+V_{IN}$ < 36V 11.4V < $+V_{IN}$ < 36V			100			100			150			150	$\pm \mu\text{V/V}$
Load Regulation Sourcing 0 < I_{OUT} < 10mA +25°C T_{min} to T_{max} Sinking -10 < I_{OUT} < 0mA +25°C			100 100 400			100 100 400			100 150 400			100 150 400	$\mu\text{V/mA}$
Quiescent Current	2	3		2	3		2	3		2	3		mA
Power Dissipation		30			30			30			30		mW
Output Noise 0.1Hz to 10Hz Spectral Density, 100Hz		4 100			4 100			4 100			4 100		$\mu\text{V p-p}$ $\text{nV}/\sqrt{\text{Hz}}$
Long-Term Stability		15			15			15			15		ppm/1000Hr
Short-Circuit Current-to-Ground		30	50		30	50		30	50		30	50	mA
Turn-On Settling Time to 0.01% FS		60			60			60			60		μs
Temperature Voltage Output		630			630			630			630		mV
Temperature Voltage Output Temperature Coefficient		2.1			2.1			2.1			2.1		$\text{mV}/^\circ\text{C}$
Temperature Range Specified Performance	0		+70	0		+70	-55		+125	-55		+125	°C

NOTE

Specifications subject to change without notice.

Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.


ABSOLUTE MAXIMUM RATINGS*

V_{IN} to Ground	36V
Power Dissipation (25°C)	500mW
Storage Temperature	-65°C to +150°C
Lead Temp (Soldering, 10sec)	300°C
Package Thermal Resistance	
θ_{jc}	22°C/W
θ_{ja}	110°C/W

Output Protection: Output safe for indefinite short to ground and momentary short to V_{IN} .

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION




ORDERING GUIDE

Model	Initial Error mV	Temp. Coefficient ppm/°C	Temp. Range °C	Package Option*
ADREF02HQ	25	25	0 to +70	Cerdip (Q-8)
ADREF02EQ	15	8.5	0 to +70	Cerdip (Q-8)
ADREF02Q	25	25	-55 to +125	Cerdip (Q-8)
ADREF02AQ	15	8.5	-55 to +125	Cerdip (Q-8)

*See Section 13 for package outline information.

THEORY OF OPERATION

The ADREF02 consists of a proprietary buried Zener diode reference, an output buffer amplifier, and several high stability thin-film resistors. This design provides an accurate 5V reference with initial offset of 15mV or less, and a temperature coefficient of 8.5ppm/°C (A and E grades).



NOTE: PINS 1, 7 & 8 ARE INTERNAL TEST POINTS. MAKE NO CONNECTIONS TO THESE POINTS.

Figure 1. Functional Block Diagram

LOAD REGULATION

The ADREF02 has excellent load regulation characteristics. Figure 2 shows that varying the load several mA changes the output by only a few μV . The ADREF02 has somewhat better load regulation performance sourcing current than sinking current.




Figure 2. Typical Load Regulation Characteristics

TEMPERATURE PERFORMANCE

The ADREF02 is designed for reference applications where good temperature performance is needed. Temperature testing ensures that the device's high level of performance is maintained over the operating temperature range.

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., ppm/°C. However, because of nonlinearities in temperature characteristics which originated in standard Zener references (such as "S" type characteristics), most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves the measurement of the output at three or more different temperatures to specify an output voltage error band.

Figure 3 shows the typical output voltage drift for the ADREF02E and illustrates the test methodology. The box in Figure 3 is bounded on the sides by the operating temperature extremes, and on the top and the bottom by the maximum and minimum output voltages measured over the operating temperature range. The slope of the diagonal drawn from the lower left to the upper right corner of the box determines the performance grade of the device.




Figure 3. Typical ADREF02E Temperature Drift

Each ADREF02E & H grade unit is tested at 0, +25°C and +70°C. Each ADREF02 & A grade unit is tested at -55°C, +25°C and +125°C. This approach ensures that the variations of output voltage that occur as the temperature changes within the specified range will be contained within a box whose diagonal has a slope equal to the maximum specified drift. The position of the box on the vertical scale will change from device to device as initial error and the shape of the curve vary. The maximum height of the box for the appropriate temperature range and device grade is shown in Figure 4. Duplication of these results requires a combination of high accuracy and stable temperature control in a test system. Evaluation of the ADREF02 will produce a curve similar to that in Figure 3, but output readings may vary depending on the test methods and equipment utilized.

DEVICE GRADE	MAXIMUM OUTPUT CHANGE (mV)	
	0 TO +70°C	-55°C TO +125°C
ADREF02H	8.75	
ADREF02E	2.98	
ADREF02		22.50
ADREF02A		7.65

Figure 4. Maximum Output Change in mV

APPLYING THE ADREF02

The ADREF02 is simple to use in virtually all reference applications. When power is applied to Pin 2 and Pin 4 is grounded, Pin 6 provides a 5V output. No external components are required; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The ADREF02 requires less than 3mA quiescent current from an operating supply of +12V or +15V.

An external fine trim may be desired to set the output level to exactly 5.000V (calibrated to a main system reference). System calibration may also require a reference voltage that is slightly different from 5.000V, for example, 5.12V for binary applications.

In either case, the optional trim circuit shown in Figure 5 can offset the output by as much as 300mV, if desired, with minimal effect on other device characteristics.




Figure 5. Optional Fine Trim Configuration

NEGATIVE REFERENCE VOLTAGE FROM AN ADREF02

The ADREF02 can be used to provide a -5.000V output as shown in Figure 6. The V_{IN} pin is tied to at least a $+6\text{V}$ supply, the output pin is grounded, and the ADREF02 ground pin is connected through a $4\text{k}\Omega$ resistor to a -15V supply. The -5V output is now taken from the ground pin (Pin 4) instead of V_{OUT} . It is essential to arrange the output load and the supply resistor R_S so that the net current through the ADREF02 is less than 5mA . The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard $+5\text{V}$ output configuration.




Figure 6. Negative 5V Reference

5V REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The ADREF02 is ideal for applications with 10- and 12-bit multiplying CMOS D/A converters. In the standard hook-up, as shown in Figure 7, the ADREF02 is paired with the AD7533 10-bit multiplying DAC and the AD711 high-speed BiFET op amp. The amplifier/DAC configuration produces a unipolar 0 to -5V output range. Bipolar output applications and other operating details can be found on the AD7533 data sheet.




Figure 7. Low-Cost 10-Bit CMOS DAC Application

CURRENT SOURCE

The design of the ADREF02 allows it to be easily configured as a current source. The voltage drop from Pin 2 to Pin 4 in Figure 8 must remain between 8V and 36V . There will be a constant 5V drop across R_C . By choosing control resistor R_C you can vary the load current from the quiescent current (2mA typically) to approximately 10mA .




Figure 8. Current Source

TEMPERATURE TRANSDUCER

The temperature out pin of the ADREF02 allows it to be used as a temperature transducer. The output of Pin 3 (TEMP) is a voltage that varies linearly with temperature. V_{TEMP} at 25°C is 630mV , and the temperature coefficient is $2.1\text{mV}/^\circ\text{C}$. In the configuration shown in Figure 9, V_{OUT} from Pin 6 of the ADREF02 provides a stable reference voltage for the AD OP-07 op amp. The temperature dependent voltage from the TEMP pin of the ADREF02 is amplified by the AD OP-07 to provide a wider full-scale range and more current sourcing capability.




Figure 9. Temperature Transducer

The resistor values in Figure 9 produce an output (V_{OUT}) that varies $10\text{mV}/^\circ\text{C}$ from -0.55V to $+1.25\text{V}$ over the military temperature range. The potentiometer R_T controls the offset of the transfer function, and the potentiometer R_{BP} controls its slope. The equation in Figure 9 can be used to set resistor values for other output ranges.

Data Acquisition Subsystems Contents

	Page
Selection Guide	9 - 2
Orientation	9 - 3
AD362/363/364 - Complete 16-Channel 12-Bit Data Acquisition Systems	9 - 5
AD367 - High Resolution Programmable Gain DAS	9 - 17
DAS1152/1153 - 14-Bit & 15-Bit Sampling Analog-to-Digital Converters	9 - 23
DAS1157/1158/1159 - Low Power 14-Bit, 15-Bit & 16-Bit Sampling A/D Converters	9 - 27

Selection Guide

Data Acquisition Subsystems

Model	Resolution Bits	Throughput		No. Channels SE/Diff	PGA	Gain Ranges	SHA	μ P Interface	Page	Notes
		Rate kHz								
AD7569	8	500	–				X	X	3 – 195	w/DAC and FIFO
AD368	12	50	–		X	1-256	X		3 – 13	
AD369	12	50	–		X	1-500	X		3 – 13	
AD363	12	25	16/8				X		9 – 5	
AD364	12	20	16/8				X	X	9 – 5	
DAS1152	14	25	–				X		9 – 23	
DAS1157	14	18	–				X		9 – 27	
DAS1153	15	20	–				X		9 – 23	
DAS1158	15	18	–				X		9 – 27	
DAS1159	16	18	–				X		9 – 27	
AD362	–	–	16/8				X		9 – 5	Mux, SHA
AD367	–	–	–		X	1-64	X		9 – 17	w/comparator and reference

Orientation

Data Acquisition Subsystems

Data acquisition subsystems provide many of the functional elements of a complete data acquisition system, in various combinations. By doing this, these subsystems allow complete performance to be provided and specified more easily than with systems built from individual components.

Among the functional blocks that data acquisition subsystems provide are:

- multiple channel input multiplexer
- programmable gain amplifier
- sample-and-hold amplifier
- microprocessor interface
- analog-to-digital converter
- converter reference

The data acquisition subsystems detailed on the following pages provide a wide span of performance capabilities. Resolutions of 12, 14, 15 and 16 bits, gain ranges of 64:1 up to 512:1 and throughputs from 18 to 50kHz are available. These specifications must be compared along with input range, package size, power consumption and linearity to decide which data acquisition subsystem, if any, is best for the application.

AD362/AD363/AD364

FEATURES

AD362

16-Channel Data Acquisition Input Stage with:
 Digitally Controlled Channel Selection/Mode Control
 16 Single-Ended or 8 Differential Channels
 High Common-Mode Rejection
 10 μ s Acquisition Time to 12-Bit Accuracy (0.01%)

AD363

16-Channel Data Acquisition Input Stage with:
 Digitally Controlled Channel Selection/Mode Control
 16 Single-Ended or 8 Differential Channels
 25kHz Throughput Rate
 Guaranteed No Missing Codes Over Temperature

AD364

16-Channel Data Acquisition Input Stage with:
 Digitally Controlled Channel Selection/Mode Control
 16 Single-Ended or 8 Differential Channels
 20kHz Throughput Rate
 Guaranteed No Missing Codes Over Temperature
 Three-State Buffered Digital Output


PRODUCT DESCRIPTIONS

The AD362 is a precision 16-channel data acquisition input stage which conditions, samples and holds a voltage signal for subsequent analog-to-digital conversion. The device consists of a 16-channel input multiplexer, a differential amplifier and a sample-and-hold amplifier. The product is manufactured using reliable hybrid circuit technology and is packaged in a hermetic 32-pin DIP.


The AD363/AD364 are 16-channel data acquisition systems which condition and subsequently convert a voltage signal into a 12-bit digital word. The system consists of two devices, the analog input stage (AIS) and the analog-to-digital converter (ADC). The AIS includes a 16-channel multiplexer, a differential amplifier and a sample-and-hold amplifier. The ADC is a 12-bit successive approximation type converter with an on-board voltage reference and a three-state digital output. The AIS is manufactured using reliable hybrid circuit technology and is packaged in a 32-pin DIP. The ADC is a monolithic IC and is packaged in a 18-pin DIP.

The AD364 is a sixteen channel data acquisition system which conditions and subsequently converts a voltage signal into a 12-bit digital word. The system consists of two devices, the analog input stage (AIS) and the analog-to-digital converter (ADC). The AIS includes a 16-channel multiplexer, a differential amplifier and a sample-and-hold amplifier. The ADC is a 12-bit successive approximation type converter with an on-board voltage reference and a three-state digital output. The AIS is manufactured using reliable hybrid circuit technology and is packaged in a 32-pin DIP. The ADC is a single-chip IC and is packaged in a 28-pin DIP.


AD362 FUNCTIONAL BLOCK DIAGRAM



AD363 FUNCTIONAL BLOCK DIAGRAM



AD364 FUNCTIONAL BLOCK DIAGRAM



All products are specified for operation over both commercial (0 to +70°C) and military (-55°C to +125°C) temperature ranges. The AD362 is available fully qualified to MIL-STD-883B. The AD363 and AD364 are available with screening in accordance with the B Program of ADI Microelectronics. Please contact the factory or nearest sales office for details.

SPECIFICATIONS

(typical @ +25°C, ±15V and +5V with 2000pF hold capacitor as provided unless otherwise noted)

MODEL	AD362KD	AD362SD
ANALOG INPUTS		
Number of Inputs	16 Single-Ended or 8 Differential (Electronically Selectable)	*
Input Voltage Range, Linear		
T_{min} to T_{max}	±10V min	*
Input (Bias) Current, Per Channel	±50nA	*
Input Impedance		
On Channel	$10^{10}\Omega$, 100pF	*
Off Channel	$10^{10}\Omega$, 10pF	*
Input Fault Current (Power Off or On)	20mA, max, Internally Limited	*
Common Mode Rejection		
Differential Mode	70dB min (80dB typ) @ 1kHz, 20V p-p	*
Mux Crosstalk (Interchannel, Any Off Channel to Any On Channel)	-80dB max (-90dB typ) @ 1kHz, 20V p-p	*
Offset, Channel to Channel	±2.5mV max	*
ACCURACY		
Gain Error, T_{min} to T_{max}	±0.02% FSR, max	*
Offset Error, T_{min} to T_{max}	±4mV	*
Linearity Error	±0.005% max	*
T_{min} to T_{max}	±0.01% max	*
Noise Error	1mV p-p, 0.1 to 1MHz, max	*
T_{min} to T_{max}	2mV p-p, 0.1 to 1MHz, max	*
TEMPERATURE COEFFICIENTS		
Gain, T_{min} to T_{max}	±4ppm/°C max	±2ppm/°C max
Offset, ±10V Range, T_{min} to T_{max}	±2ppm/°C max	±1.5ppm/°C max
SAMPLE AND HOLD DYNAMICS		
Aperture Delay	100ns max (50ns typ)	*
Aperture Uncertainty	500ps max (100ps typ)	*
Acquisition Time, for 20V Step to ±0.01% of Final Value	18μs max (10μs typ)	*
Feedthrough	-70dB max (-80dB typ) @ 1kHz	*
Droop Rate	2mV/ms max (1mV/ms typ)	*
DIGITAL INPUT SIGNALS¹		
Input Channel Select (Pins 28-31)	4-Bit Binary, Channel Address	*
	1LS TTL Load	*
Channel Select Latch (Pin 32)	"1": Latch Transparent	*
	"0": Latched	*
	8LS TTL Loads	*
Single Ended/Differential Mode Select (Pin 1)	"0": Single-Ended Mode	*
	"1": Differential Mode (@ +4.0V min)	*
	3TTL Loads	*
Sample and Hold Command (Pin 13)	"0": Sample Mode	*
	"1": Hold Mode	*
	1TTL Load	*
POWER REQUIREMENTS		
Supply Voltages/Currents	+15V, ±5% @ 30mA max	*
	-15V, ±5% @ 30mA max	*
	+5V, ±5% @ 40mA max	*
Total Power Dissipation	1.1 Watts max	*
TEMPERATURE RANGE		
Specification	0 to +70°C	-55°C to +125°C
Storage	-55°C to +85°C ²	-55°C to +150°C
PACKAGE OPTION³		
DH-32A	AD362KD	AD362SD

NOTES

¹ One TTL Load is defined as $I_{IL} = -1.6\text{mA max}$ @ $V_{IL} = 0.4\text{V}$, $I_{IH} = 40\mu\text{A max}$ @ $V_{IH} = 2.4\text{V}$.

One LS TTL Load is defined as $I_{IL} = -0.36\text{mA max}$ @ $V_{IL} = 0.4\text{V}$, $I_{IH} = 20\mu\text{A max}$ @ $V_{IH} = 2.7\text{V}$.

² AD362KD External Hold Capacitor is limited to +85°C; AD362 device itself may be stored at up to +150°C.

³ See Section 13 for package outline information.

*Specifications same as AD362KD.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

(ALL MODELS)

+V, Digital Supply	+5.5V
+V, Analog Supply	+16V
-V, Analog Supply	-16V
V _{IN} , Signal	±V, Analog Supply
V _{IN} , Digital	0 to +V, Digital Supply
AGND to DGND	±1V

AD362 PIN FUNCTION DESCRIPTION

Pin Number	Function
1	Single-End/Differential Mode Select “0”: Single-Ended Mode “1”: Differential Mode
2	Digital Ground
3	Positive Digital Power Supply, +5V
4	“High” Analog Input, Channel 7
5	“High” Analog Input, Channel 6
6	“High” Analog Input, Channel 5
7	“High” Analog Input, Channel 4
8	“High” Analog Input, Channel 3
9	“High” Analog Input, Channel 2
10	“High” Analog Input, Channel 1
11	“High” Analog Input, Channel 0
12	Hold Capacitor (Provided)
13	Sample-Hold Command “0”: Sample Mode “1”: Hold Mode Normally Connected to ADC Status
14	Offset Adjust
15	Offset Adjust
16	Analog Output Normally Connected to ADC “Analog In”
17	Analog Ground
18	“High” (“Low”) Analog Input, Channel 15 (7)
19	“High” (“Low”) Analog Input, Channel 14 (6)
20	Negative Analog Power Supply, -15V
21	Positive Analog Power Supply, +15V
22	“High” (“Low”) Analog Input, Channel 13 (5)
23	“High” (“Low”) Analog Input, Channel 12 (4)
24	“High” (“Low”) Analog Input, Channel 11 (3)
25	“High” (“Low”) Analog Input, Channel 10 (2)
26	“High” (“Low”) Analog Input, Channel 9 (1)
27	“High” (“Low”) Analog Input, Channel 8 (0)
28	Input Channel Select, Address Bit AE
29	Input Channel Select, Address Bit A0
30	Input Channel Select, Address Bit A1
31	Input Channel Select, Address Bit A2
32	Input Channel Select Latch “0”: Latched “1”: Latch Transparent

SPECIFICATIONS

(typical @ +25°C, ±15V and +5V with 2000pF hold capacitor as provided unless otherwise noted)

MODEL	AD363K	AD363S
ANALOG INPUTS		
Number of Inputs	16 Single-Ended or 8 Differential (Electronically Selectable)	*
Input Voltage Ranges		
Bipolar	±2.5V, ±5.0V, ±10.0V	*
Unipolar	0 to +5V, 0 to +10V	*
Input (Bias) Current, Per Channel	±50nA	*
Input Impedance		
On Channel	10 ¹⁰ Ω, 100pF	*
Off Channel	10 ¹⁰ Ω, 10pF	*
Input Fault Current (Power Off or On)	20mA, max, Internally Limited	*
Common Mode Rejection		
Differential Mode	70dB min (80dB typ) @ 1kHz, 20V p-p	*
Mux Crosstalk (Interchannel, Any Off Channel to Any On Channel)	-80dB max (-90dB typ) @ 1kHz, 20V p-p	*
RESOLUTION	12 BITS	*
ACCURACY		
Gain Error ¹	±0.05% FSR (Adj. to Zero)	*
Unipolar Offset Error	±10mV (Adj to Zero)	*
Bipolar Offset Error	±20mV (Adj to Zero)	*
Linearity Error	±½LSB max	*
Differential Linearity Error	±1LSB max (±½LSB typ)	*
Relative Accuracy	±0.025% FSR	*
Noise Error	1mV p-p, 0 to 1MHz	*
TEMPERATURE COEFFICIENTS		
Gain	±30ppm/°C max (±10ppm/°C typ)	±25ppm/°C max (±15ppm/°C typ)
Offset, ±10V Range	±10ppm/°C max (±5ppm/°C typ)	±8ppm/°C max (±5ppm/°C typ)
Differential Linearity	No Missing Codes Over Temperature Range	*
SIGNAL DYNAMICS		
Conversion Time ²	25μs max (22μs typ)	*
Throughput Rate, Full Rated Accuracy Sample and Hold	25kHz min (30kHz typ)	*
Aperture Delay	100ns max (50ns typ)	*
Aperture Uncertainty	500ps max (100ps typ)	*
Acquisition Time		
To ±0.01% of Final Value for Full Scale Step	18μs max (10μs, typ)	*
Feedthrough	-70dB max (-80dB typ) @ 1kHz	*
Droop Rate	2mV/ms max (1mV/ms typ)	*
DIGITAL INPUT SIGNALS⁴		
Convert Command (to ADC Section, Pin 21)	Positive Pulse, 200ns min Width. Leading Edge ("0" to "1") Resets Register, Trailing Edge ("1" to "0") Starts Con- version. 1TTL Load	* *
Input Channel Select (To Analog Input Section, Pins 28-31)	4 Bit Binary, Channel Address. 1LS TTL Load	* *
Channel Select Latch (To Analog Input Section, Pin 32)	"1" Latch Transparent "0" Latched 4LS TTL Loads	* * *

MODEL	AD363K	AD363S
DIGITAL INPUT SIGNALS, cont.		
Sample-Hold Command (To Analog Input Section Pin 13 Normally Connected To ADC "Status", Pin 20)	"0" Sample Mode "1" Hold Mode 2LS TTL Loads	* * *
Short Cycle (To ADC Section Pin 14)	Connect to +5V for 12 Bits Resolution. Connect to Output Bit n + 1 For n Bits Resolution. 1TTL Load	* * *
Single Ended/Differential Mode Select (To Analog Input Section, Pin 1)	"0": Single-Ended Mode "1": Differential Mode (+4.0V min) 3TTL Loads	* * *
DIGITAL OUTPUT SIGNALS⁴ (All Codes Positive True)		
Parallel Data		
Unipolar Code	Binary	*
Bipolar Code	Offset Binary/Two's Complement	*
Output Drive	2TTL Loads	*
Serial Data (NRZ Format)		
Unipolar Code	Binary	*
Bipolar Code	Offset Binary	*
Output Drive	2TTL Loads	*
Status (Status)	Logic "1" ("0") During Conversion	*
Output Drive	2TTL Loads	*
Internal Clock		
Output Drive	2TTL Loads	*
Frequency	500kHz	*
INTERNAL REFERENCE VOLTAGE		
Max External Current	+10.00V, ±10mV ±1mA	* *
Voltage Temp. Coefficient	±20ppm/°C, max	±20ppm/°C, max
POWER REQUIREMENTS		
Supply Voltages/Currents	+15V, ±5% @ +45mA max (+38mA typ) -15V, ±5% @ -45mA max (-38mA typ) +5V, ±5% @ +136mA max (+113mA typ)	* * *
Total Power Dissipation	2 watts max (1.7 watts typ)	*
TEMPERATURE RANGE		
Specification	0 to +70°C	-55°C to +125°C
Storage	-55°C to +85°C ³	-55°C to +150°C
PACKAGE OPTIONS⁵		
Analog Input Section (DH-32A)	AD363KD	AD363SD
ADC Section (DH-32C)	AD363KD	AD363SD

NOTES

¹ With 50Ω, 1% fixed resistor in place of Gain Adjust pot.

² Conversion time of ADC Section.

³ AD363K External Hold Capacitor is limited to +85°C: Analog Input Section and ADC Section may be stored at up to +150°C.

⁴ One TTL Load is defined as I_{IL} = -1.6mA max @ V_{IL} = 0.4V, I_{IH} = 40μA max @ V_{IH} = 2.4V.

One LS TTL Load is defined as I_{IL} = -0.36mA max @ V_{IL} = 0.4V, I_{IH} = 20μA max @ V_{IH} = 2.7V.

⁵ See Section 13 for package outline information.

*Specification same as AD363K.




Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

(ALL MODELS)

+V, Digital Supply	+5.5V	V _{IN} , Signal	±V, Analog Supply
+V, Analog Supply	+16V	V _{IN} , Digital	0 to +V, Digital Supply
-V, Analog Supply	-16V	A _{GND} to D _{GND}	±1V

PIN FUNCTION DESCRIPTION

ANALOG INPUT SECTION		ANALOG TO DIGITAL CONVERTER SECTION	
Pin Number	Function	Pin Number	Function
1	Single-End/Differential Mode Select "0": Single-Ended Mode "1": Differential Mode	1	Data Bit 12 (Least Significant Bit) Out
2	Digital Ground	2	Data Bit 11 Out
3	Positive Digital Power Supply, +5V	3	Data Bit 10 Out
4	"High" Analog Input, Channel 7	4	Data Bit 9 Out
5	"High" Analog Input, Channel 6	5	Data Bit 8 Out
6	"High" Analog Input, Channel 5	6	Data Bit 7 Out
7	"High" Analog Input, Channel 4	7	Data Bit 6 Out
8	"High" Analog Input, Channel 3	8	Data Bit 5 Out
9	"High" Analog Input, Channel 2	9	Data Bit 4 Out
10	"High" Analog Input, Channel 1	10	Data Bit 3 Out
11	"High" Analog Input, Channel 0	11	Data Bit 2 Out
12	Hold Capacitor (Provided)	12	Data Bit 1 (Most Significant Bit) Out
13	Sample-Hold Command "0": Sample Mode "1": Hold Mode Normally Connected to ADC Pin 20	13	Data Bit 1 (MSB) Out
14	Offset Adjust	14	Short Cycle Control Connect to +5V for 12 Bits Connect to Bit (n+1) Out for n Bits
15	Offset Adjust	15	Digital Ground
16	Analog Output Normally Connected to ADC "Analog In"	16	Positive Digital Power Supply, +5V
17	Analog Ground	17	Status Out "0": Conversion in Progress (Parallel Data Not Valid) "1": Conversion Complete (Parallel Data Valid)
18	"High" ("Low") Analog Input, Channel 15 (7)	18	+10Volt Reference Out
19	"High" ("Low") Analog Input, Channel 14 (6)	19	Clock Out (Runs During Conversion)
20	Negative Analog Power Supply, -15V	20	Status Out "0": Conversion Complete (Parallel Data Valid) "1": Conversion in Progress (Parallel Data Not Valid)
21	Positive Analog Power Supply, +15V	21	Convert Start In Reset Logic:  Start Convert: 
22	"High" ("Low") Analog Input, Channel 13 (5)	22	Comparator In
23	"High" ("Low") Analog Input, Channel 12 (4)	23	Bipolar Offset Open for Unipolar Inputs Connect to ADC Pin 22 for Bipolar Inputs
24	"High" ("Low") Analog Input, Channel 11 (3)	24	10V Span R In
25	"High" ("Low") Analog Input, Channel 10 (2)	25	20V Span R In
26	"High" ("Low") Analog Input, Channel 9 (1)	26	Analog Ground
27	"High" ("Low") Analog Input, Channel 8 (0)	27	Gain Adjust
28	Input Channel Select, Address Bit AE	28	Positive Analog Power Supply, +15V
29	Input Channel Select, Address Bit A0	29	Buffer Out (For External Use)
30	Input Channel Select, Address Bit A1	30	Buffer In (For External Use)
31	Input Channel Select, Address Bit A2	31	Negative Analog Power Supply, -15V
32	Input Channel Select Latch "0": Latched "1": Latch "Transparent"	32	Serial Data Out Each Bit Valid On Trailing () Edge Clock Out, ADC Pin 19

Contact local sales office for further product details.

SPECIFICATIONS

(typical @ +25°C, ±15V and +5V with 2000pF hold capacitor as provided unless otherwise noted)

PARAMETER	AD364J	AD364K	AD364S	AD364T	UNITS
ANALOG INPUTS					
Number of Inputs	16 Single-Ended or 8 Differential (Electronically Selectable)				
Input Voltage Range					
T_{min} to T_{max}	±10	*	*	*	V
Input (Bias) Current per Channel	±50	*	*	*	nA
Input Impedance ON Channel	10 ¹⁰ /100	*	*	*	Ω/pF
OFF Channel	10 ¹⁰ /10	*	*	*	Ω/pF
Input Fault Current (Power ON or OFF)	20	*	*	*	mA max (Internally Limited)
Common Mode Rejection					
Differential Mode 1kHz 20Vp-p	70 min (80 typ)	*	*	*	dB
Mux Cross Talk (Any OFF Channel to Any ON Channel) 1kHz 20V p-p	-80 max (-90 typ)	*	*	*	dB
Offset, Channel to Channel	±5	*	*	*	mV max
ACCURACY					
Gain Error ¹	0.3	*	*	*	% of FSR
Unipolar Offset Error ²	±10	±8	*	**	mV
Bipolar Offset Error ²	±50	±20	*	**	mV
Linearity Error	0.024	0.012	*	**	% of FSR max
T_{min} to T_{max}	0.024	0.012	*	*	% of FSR max
Differential Linearity Error	0.024	0.012	*	**	% of FSR max
T_{min} to T_{max}	0.024	0.012	*	*	% of FSR max
Noise Error	1mV p-p 0.1Hz to 1MHz	*	*	*	
TEMPERATURE COEFFICIENTS					
Gain	54	31	*	**	ppm/°C
Offset (±10V Range)	12	7	*	**	ppm/°C
Operating Temperature Range	0 to +70°C	*	-55°C to +125°C	***	ppm/°C
SIGNAL DYNAMICS					
Conversion Time	32 max (25 typ)	*	*	*	μs
Throughput Rate, Full Accuracy	20 min (25 typ)	*	*	*	kHz
Sample Hold					
Aperture Delay	100 max (50 typ)	*	*	*	ns
Aperture Uncertainty	500 max (100 typ)	*	*	*	ps
Acquisition Time					
To 0.01% of Final Value					
For Full Scale Step	18 max (10 typ)	*	*	*	μs
Feedthrough at 1kHz	-70 max (-80 typ)	*	*	*	dB
Droop Rate	2 max (1 typ)	*	*	*	mV/ms
DIGITAL INPUT SIGNALS					
Analog Input Section					
Input Channel Select	4 Bit Binary Address	*	*	*	
	1 LS TTL Load	*	*	*	
Channel Select Latch	"1" Latch Transparent	*	*	*	
	"0" Latched	*	*	*	
	4 LS TTL Loads	*	*	*	
Single Ended/Differential Mode Select	"0" Single Ended	*	*	*	
	"1" Differential	*	*	*	
	3TTL Loads	*	*	*	
Sample and Hold Command	"0" Sample Mode	*	*	*	
	"1" Hold Mode	*	*	*	
	1TTL Load	*	*	*	
ADC Section ³ 4.5 ≤ V _L ≤ 5.5					
Logic Input Threshold					
T_{min} to T_{max}					
Logic "1"	2.0	*	*	*	V min
Logic "0"	0.8	*	*	*	V max
Logic Input Current					
T_{min} to T_{max}					
Logic "1"	10	*	*	*	μA max
Logic "0"	10	*	*	*	μA max

PARAMETER	AD364J	AD364K	AD364S	AD364T	UNITS
DIGITAL OUTPUT SIGNALS					
Logic Outputs T_{min} to T_{max}					
Sink Current $V_{OUT} = 0.4V$	1.6	*	*	*	mA min
Source Current $V_{OUT} = 2.4V$	0.5	*	*	*	mA min
Output Leakage When In Three State	± 40	*	*	*	μA max
Output Coding					
Unipolar	Positive True Binary	*	*	*	
Bipolar	Positive True Offset Binary	*	*	*	
POWER REQUIREMENTS					
Supply Voltages/Currents	+15V, $\pm 5\%$ @ 36mA max	*	*	*	
	-15V, $\pm 5\%$ @ 65mA max	*	*	*	
	+5V, $\pm 5\%$ @ 75mA max	*	*	*	
PACKAGE OPTIONS⁴					
Analog Input Section (DH-32A)	AD364J	AD364K	AD364S	AD364T	
ADC Section (D-28)	AD364J	AD364K	AD364S	AD364T	

NOTES

¹ With 50 Ω resistor from REF IN to REF OUT. Adjustable to zero.

² Adjustable to zero.

³ 12/8 line must be hard wired to V_{LOGIC} or digital common.

⁴ See Section 13 for package outline information.



*Specifications same as AD364J.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS (ALL MODELS)


+V, Digital Supply	+5.5V
+V, Analog Supply	+16V
-V, Analog Supply	-16V
V_{IN} , Signal	$\pm V$, Analog Supply
V_{IN} , Digital	0 to +V, Digital Supply
A_{GND} to D_{GND}	$\pm 1V$

PIN FUNCTION DESCRIPTION

ANALOG INPUT SECTION		ANALOG TO DIGITAL CONVERTER SECTION	
Pin Number	Function	Pin Number	Function
1	Single-End/Differential Mode Select "0": Single-Ended Mode "1": Differential Mode	1	Logic Power Supply, +5V
2	Digital Common	2	Data Mode Select (12/8) "0": 8 Upper Bits or 4 Lower Bits as Selected by Byte Select (A ₀)
3	Positive Digital Power Supply, +5V	3	Chip Select (\overline{CS}) "0": Device Selected "1": Device Inhibited
4	"High" Analog Input, Channel 7	4	Byte Address/Short Cycle (A ₀) "0": Upper 8 Bits Enabled (12/8 "0")/ 12 Bit Cycle "1": Lower 4 Bits Enabled (12/8 "1")/ 8 Bit Cycle
5	"High" Analog Input, Channel 6	5	Read Convert (R/ \overline{C}) "0": Convert Start "1": Read Enable
6	"High" Analog Input, Channel 5	6	Chip Enable (CE)  R/C "0", \overline{CS} "0" Initiates Conversion  R/C "1", \overline{CS} "0" Initiates Read "0": Device Disabled "1": Device Enabled
7	"High" Analog Input, Channel 4	7	Analog Power Supply, +15V (V _{CC})
8	"High" Analog Input, Channel 3	8	Reference Out, +10V
9	"High" Analog Input, Channel 2	9	Analog Common (AC)
10	"High" Analog Input, Channel 1	10	Reference In
11	"High" Analog Input, Channel 0	11	Analog Power Supply, -15V (V _{EE})
12	Hold Capacitor (Provided)	12	Bipolar Offset
13	Sample-Hold Command "0": Sample Mode "1": Hold Mode Normally Connected to ADC Pin 28	13	10 Volt Span Input
14	Offset Adjust	14	20 Volt Span Input
15	Offset Adjust	15	Digital Common (DC)
16	Analog Output Normally Connected to ADC "Analog In"	16	Data Bit 0
17	Analog Common	17	Data Bit 1
18	"High" ("Low") Analog Input, Channel 15 (7)	18	Data Bit 2
19	"High" ("Low") Analog Input, Channel 14 (6)	19	Data Bit 3
20	Negative Analog Power Supply, -15V	20	Data Bit 4
21	Positive Analog Power Supply, +15V	21	Data Bit 5
22	"High" ("Low") Analog Input, Channel 13 (5)	22	Data Bit 6
23	"High" ("Low") Analog Input, Channel 12 (4)	23	Data Bit 7
24	"High" ("Low") Analog Input, Channel 11 (3)	24	Data Bit 8
25	"High" ("Low") Analog Input, Channel 10 (2)	25	Data Bit 9
26	"High" ("Low") Analog Input, Channel 9 (1)	26	Data Bit 10
27	"High" ("Low") Analog Input, Channel 8 (0)	27	Data Bit 11
28	Input Channel Select, Address Bit AE	28	Status Out
29	Input Channel Select, Address Bit A0		
30	Input Channel Select, Address Bit A1		
31	Input Channel Select, Address Bit A2		
32	Input Channel Select Latch "0": Latched "1": Latch "Transparent"		

Contact local sales office for further product details.

Theory of Operation



AD362 Functional Block Diagram

Concept

The AD362 is intended to be used in conjunction with a high-speed precision analog-to-digital converter to form a complete data acquisition system (DAS) in microcircuit form. Figure 1 shows a general AD362-with-ADC DAS application.




Figure 1. AD362 with ADC as a Complete Data Acquisition System

By dividing the data acquisition task into two sections, several important advantages are realized. Performance of each design is optimized for its specific function. Production yields are increased thus decreasing costs. Furthermore, the standard configuration packages plug into standard sockets and are easier to handle than larger packages with higher pin counts.

System Timing

Figure 2 is a timing diagram for the AD362 connected as shown in Figure 1 and operating at maximum conversion rate. The ADC is assumed to be a conventional 12 bit type such as the AD572 or AD ADC80.




Figure 2. DAS Timing Diagram

The normal sequence of events is as follows:

1. The appropriate Channel Select Address is latched into the address register. Time is allowed for the multiplexers to settle.
2. A Convert Start command is issued to the ADC which, in response, indicates that it is "busy" by placing a Logic "1" on its Status line.
3. The ADC Status controls the sample-and-hold. When the ADC is "busy", the sample-and-hold is in the Hold mode.
4. The ADC goes into its conversion routine. Since the sample-and-hold is holding the proper analog value, the address may be updated during conversion. Thus multiplexer settling time can coincide with conversion and need not affect throughput rate.
5. The ADC indicates completion of its conversion by returning Status to Logic "0". The sample-and-hold returns to the Sample mode.
6. If the input signal has changed full-scale (different channels may have widely-varying data) the sample-and-hold will typically require 10 microseconds to "acquire" the next input to sufficient accuracy for 12-bit conversion.

After allowing a suitable interval for the sample-and-hold to stabilize at its new value, another Convert Start command may be issued to the ADC.




Figure 3. ADC Status Valid Test

NOTE:

Valid Output Data

Not all ADCs have all data bits available when Status indicates that the conversion is complete. Successive approximation ADCs based on the 2502/3/4 type of register must have a Status delay built in or the final data bit will lag Status by approximately 50ns. This will result in two problems:

1. The sample-and-hold will return to Sample, disturbing the analog input to the ADC as it is attempting to convert the least significant bit. This may result in an error.
2. If the falling edge of Status is being used to load the data into a register, the least significant bit will not be valid when loaded.

An external 100ns delay or use of an ADC with a valid Status output is necessary to prevent this problem. The applications shown in this data sheet ensure that all data bits will be valid.

The following test may be made to determine if the ADC Status timing is correct:

1. Connect the ADC under test as shown in Figure 3.

2. Trigger the oscilloscope on Status. Delay the display such that Status is mid-screen.
3. Observe the LSB data output of the ADC.
4. Vary the analog input control to confirm that the LSB transition precedes the Status transition.

Single-Ended/Differential Mode Control

The AD362 features an internal analog switch that configures the Analog Input Section in either a 16-channel single-ended or 8-channel differential mode. This switch is controlled by a non-TTL logic input applied to pin 1 of the Analog Input Section:

- "0": Single-Ended (16 channels)
- "1": Differential (8 channels) (+4.0V min)

When in the differential mode, a differential source may be applied between corresponding "High" and "Low" analog input channels.

It is possible to mix SE and DIFF inputs by using the mode control to command the appropriate mode. In this case, four microseconds must be allowed for the output of the Analog Input Section to settle to within $\pm 0.01\%$ of its final value, but if the mode is switched concurrent with changing the channel address, no significant additional delay is introduced. The effect of this delay may be eliminated by changing modes while a conversion is in progress (with the sample-and-hold in the "Hold" mode). When SE and DIFF signals are being processed concurrently, the DIFF signals must be applied between corresponding "High" and "Low" analog input channels. Another application of this feature is the capability of measuring 16 sources individually and/or measuring differences between pairs of those sources.

Input Channel Addressing

Table I is the truth table for input channel addressing in both the single-ended and differential modes. The 16 single-ended channels may be addressed by applying the corresponding digital number to the four Input Channel Select address bits, AE, A0, A1, A2 (pins 28–31). In the differential mode, the eight channels are addressed by applying the appropriate digital code to A0, A1 and A2; AE must be enabled with a Logic "1". Internal logic monitors the status of the SE/DIFF Mode input and addresses the multiplexers singularly or in pairs as required.

ADDRESS				ON CHANNEL (Pin Number)		
AE	A2	A1	A0	Single Ended	Differential "Hi"	"Lo"
0	0	0	0	0 (11)	None	
0	0	0	1	1 (10)	None	
0	0	1	0	2 (9)	None	
0	0	1	1	3 (8)	None	
0	1	0	0	4 (7)	None	
0	1	0	1	5 (6)	None	
0	1	1	0	6 (5)	None	
0	1	1	1	7 (4)	None	
1	0	0	0	8 (27)	0 (11)	0 (27)
1	0	0	1	9 (26)	1 (10)	1 (26)
1	0	1	0	10 (25)	2 (9)	2 (25)
1	0	1	1	11 (24)	3 (8)	3 (24)
1	1	0	0	12 (23)	4 (7)	5 (23)
1	1	0	1	13 (22)	5 (6)	5 (22)
1	1	1	0	14 (19)	6 (5)	6 (19)
1	1	1	1	15 (18)	7 (4)	7 (18)

Table I. Input Channel Addressing Truth Table

When the channel address is changed, six microseconds must be allowed for the Analog Input Section to settle to within $\pm 0.01\%$ of its final output (including settling times of all elements in the signal path). The effect of this delay may be eliminated by performing the address change while a conversion is in progress (with the sample-and-hold in the "Hold" mode).

Input Channel Address Latch

The AD362 is equipped with a latch for the Input Channel Select address bits. If the Latch Control pin (pin 32) is at Logic "1", input channel select address information is passed through to the multiplexers. A Logic "0" "freezes" the input channel address present at the inputs at the "1" to "0" transition (level-triggered).

This feature is useful when input channel address information is provided from an address, data or control bus that may be required to service many devices. The ability to latch an address is helpful whenever the user has no control of when address information may change.

Sample-and-Hold Mode Control

The Sample-and-Hold Mode Control input (pin 13) is normally connected to the Status output (pin 20) from an analog to digital converter. When a conversion is initiated by applying a Convert Start command to the ADC, Status goes to Logic "1", putting the sample-and-hold into the "Hold" mode. This "freezes" the information to be digitized for the period of conversion. When the conversion is complete, Status returns to Logic "0" and the sample-and-hold returns to the "Sample" mode. Eighteen microseconds must be allowed for the sample-and-hold to acquire ("catch up" to) the analog input to within $\pm 0.01\%$ of the final value before a new Convert Start command is issued.

The purpose of a sample-and-hold is to "stop" fast changing input signals long enough to be converted. In this application, it also allows the user to change channels and/or SE/ DIFF mode while a conversion is in progress thus eliminating the effects of multiplexer, analog switch and differential amplifier settling times. If maximum throughput rate is required for slowly changing signals, the Sample-and-Hold Mode Control may be wired to ground (Logic "0") rather than to ADC Status thus leaving the sample-and-hold in a continuous Sample mode.

Hold Capacitor

A 2000pF capacitor is provided with each AD362. One side of this capacitor is wired to pin 12, the other to analog ground as close to pin 17 as possible. The capacitor provided with the AD362KD is Polystyrene while the wider operating temperature range of the AD362SD requires a Teflon capacitor (supplied).

Smaller capacitors will allow slightly faster operation, but only with increased noise and decreased precision. 1000pF will typically allow acquisition to 0.1% in four microseconds.

Larger capacitors may be substituted to reduce noise, and sample-to-hold offset, but acquisition time of the sample-and-hold will be extended. If less than 12 bits of accuracy is required, a smaller capacitor may be used. This will shorten the S/H acquisition time. In all cases, the proper capacitor dielectric must be used; i.e., Polystyrene (AD362KD only) or Teflon (AD362SD). Other types of capacitors may

have higher dielectric absorption (memory) and will cause errors. CAUTION: Polystyrene capacitors will be destroyed if subjected to temperatures above +85°C. No capacitor is required if the sample-and-hold is not used.

Analog Input Section Offset Adjust Circuit

Although the offset voltage of the AD362 may be adjusted, that adjustment is normally performed at the ADC. In some special applications, however, it may be helpful to adjust the offset of the Analog Input Section. An example of such a case would be if the input signals were small (<10mV) relative to the AD362 voltage offset and if a gain stage was to be inserted between the AD362 and the ADC. To adjust the offset of the AD362, the circuit shown in Figure 4 is recommended.




Figure 4. AD362 Offset Voltage Adjustment

Under normal conditions, all calibration is performed at the ADC Section.

Other Considerations

Grounding: Analog and digital signal grounds should be kept separate where possible to prevent digital signals from flowing in the analog ground circuit and inducing spurious analog sig-

nal noise. Analog Ground (pin 17) and Digital Ground (pin 2) are not connected internally; these pins must be connected externally for the system to operate properly. Preferably, this connection is made at only one point, as close to the AD362 as possible. The case is connected internally to Digital Ground to provide good electrostatic shielding. If the grounds are not tied common on the same card with the AD362, the digital and analog grounds should be connected locally with back-to-back general-purpose diodes as shown in Figure 5. This will protect the AD362 from possible damage caused by voltages in excess of ±1 volt between the ground systems which could occur if the key grounding card should be removed from the overall system. The device will operate properly with as much as ±200mV between grounds, however this difference will be reflected directly as an input offset voltage.




Figure 5. Ground-Fault Protection Diodes

Power Supply Bypassing: The ±15V and +5V power leads should be capacitively bypassed to Analog Ground and Digital Ground respectively for optimum device performance. 1μF tantalum types are recommended; these capacitors should be located close to the system. It is not necessary to shunt these capacitors with disc capacitors to provide additional high frequency power supply decoupling since each power lead is bypassed internally with a 0.039μF ceramic capacitor.

Contact local sales office for further details.

FEATURES

- Differential Input – Programmable Gain Amplifier**
- 6 Bit (1 of 64) Gain Control**
- Internal – 10V Reference**
- 15 Bit Integral Nonlinearity**
- $\pm 305\mu\text{V}$ Resolution**
- 10ms Conversion Time**
- External Integration Capacitor**
- Programmable Conversion Time**

APPLICATIONS


- Medical Instruments**
- Blood Analyzers**
- Analytical Instrumentation**
- Data Acquisition Systems**
- Chromatography**
- Process Control**

PRODUCT DESCRIPTION

The AD367 is a wide dynamic range integrated circuit which contains all the analog functions needed to construct a high resolution, high accuracy integrating Data Acquisition System. It utilizes hybrid technology to incorporate a programmable gain amplifier, integration amplifier, -10V reference, comparator, and control logic in a 24-pin hermetic dual-in-line package.

The programmable gain amplifier provides 6 bits (1 of 64) gain control which are digitally selectable with CMOS voltage levels. The dual slope converter uses time to quantize the analog input signal. The differential front-end allows true differential inputs with high common-mode rejection, or single-ended inputs with ground sense capability. This conversion technique has inherent high frequency noise immunity and excellent normal mode noise rejection at frequencies that are integral multiples of $1/T_1$ (T_1 = the signal integration period). The conversion accuracy is independent of both the integration capacitance and clock frequency, since they affect both the signal integration phase and reference integration phase in the same ratio. A microprocessor and software routine or any digitizing timer that accepts TTL inputs can be used to count clock pulses to digitize the AD367 output. The integration capacitor is external, therefore conversion time may be adjusted by the user. The nominal value is $0.012\mu\text{F}$ for an integration time of 4ms and total conversion time of 10ms. By choice of integration capacitor and clock frequency the integration time is programmed from a minimum of 2ms to a maximum of 20ms. The maximum conversion rate is 200 per second.

AD367 FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. The AD367KM provides true 15-bit ($\pm 0.00305\%$ FSR maximum linearity error) performance with $305\mu\text{V}$ resolution.
2. The differential input programmable gain amplifier front end has 6-bit (1 of 64) gain control. This provides gains of 0.282V/V to 24V/V , or input full scale ranges of 0.417V to 10.0V for maximum flexibility.
3. The integration capacitor is external. Integration time is user-programmable, from 2ms to 20ms. The maximum conversion rate is 200 conversions per second.
4. The dual slope integration conversion technique provides superior high frequency noise immunity, and excellent normal mode noise rejection of frequencies which are multiples of the inverse of the integration period.
5. An internal precision -10.0V reference is provided, but an external reference may be used for multi-channel applications where use of a system reference is required.
6. The pulse-width output is easily converted to digital binary format by the addition of external IC counter-timers. The counter clock rate is independent of the integrator clock rate.

SPECIFICATIONS (typical @ +25°C, V_S = ±15V, +5V, T_I = 4.000ms, C_{INT} = 0.012μF¹ unless otherwise noted)

Parameter	AD367KM			Units
	Min	Typ	Max	
ACCURACY/RESOLUTION				
Integral Nonlinearity Error ²			0.00305	% FSR
Resolution ³	± 305			μV
ANALOG INPUTS				
V _{INPUT}	0		10	V
Input Resistance	80			kΩ
Common Mode Rejection Ratio ⁴	90	100		dB
V _{REF} Input Resistance	300			kΩ
Shorting Switch Isolation ⁵	45	56		dB
DIGITAL INPUTS				
Clock				
V _{INH}	2			V
V _{INL}			0.7	V
Gain Bits ⁶				
V _{INH}	14.5			V
V _{INL}			0.5	V
DIGITAL OUTPUT (LSTTL Compatible)				
V _{OH}	2.4			V
V _{OL}			0.4	V
I _{OH}	-370			μA
I _{OL}			6	mA
DYNAMIC PERFORMANCE				
Conversion Time			10	ms
Offset Pulse Width ⁷	152	200	248	μs
Scale Factor	361	384	407	μs/V
Over Temperature		± 10		ppm/°C
PSRR ⁸				
+15V ± 3%		0.5		μs/V
-15V ± 3%		0.5		μs/V
+5V ± 3%		1		μs/V
PROGRAMMABLE GAIN AMPLIFIER ⁹				
Maximum Gain		24		V/V
Minimum Gain		0.282		V/V
Resolution			6	Bits
Gain Error, Any Range			± 2	%
Gain Linearity Error			± 0.00305	% FSR
INTERNAL VOLTAGE REFERENCE				
V _{REF}	-9.95	-10	-10.05	V
vs. Temperature		10	15	ppm/°C
Maximum External Current without Degradation			500	μA
POWER REQUIREMENTS				
Positive Supply Range	14.55	15	15.45	V
Negative Supply Range	-14.55	-15	-15.45	V
Logic Supply Range	4.75	5	5.25	V
Supply Current				
+15V		18		mA
-15V		23		mA
+5V		27		mA
Power Dissipation		750	1100	mW
TEMPERATURE RANGE				
Specification	0		70	°C
Operating	-25		+85	°C
Storage	-55		+125	°C
PACKAGE OPTION ¹⁰ (M-24A)	24-Pin DIP			

NOTES

¹Polystyrene or Teflon.

²Referenced to the input.

³Referenced to the output of the programmable gain stage (Pin 4).

⁴Source impedance < 150 Ω to 10V

⁵A_{INL} (Pin 2) at analog ground.

⁶Open collector TTL and 15V CMOS compatible.


$${}^7\text{Offset Pulse width (V}_{\text{IN}}=0\text{V}) = \frac{V_{\text{OS}}C_{\text{R}_{\text{INT}2}}}{V_{\text{REF}}}, \text{R}_{\text{INT}2} = 327\text{k}\Omega \text{ nominal.}$$

$${}^8\text{V}_{\text{IN}} = 10\text{V, Gain} = 1.03.$$

$${}^9\text{Gain} = \frac{24 \times (128 \times \text{B}1 + 64 \times \text{B}2 + 32 \times \text{B}3 + 16 \times \text{B}4 + 8 \times \text{B}5 + 4 \times \text{B}6 + 3)}{255}$$

¹⁰See Section 13 for package outline information.

Specifications subject to change without notice.



AD367 FUNCTIONAL BLOCK DIAGRAM

BASIC OPERATION

The AD367 is a high resolution dual slope integrating converter building block. Its output is a pulse width whose duration is proportional to the input voltage and the gain selected. The active-low output pulse is used to gate a separate counter which accumulates pulses from a high-speed clock. This partition of the analog-to-digital conversion function into an analog processing section and digital counting greatly reduces the potential for crosstalk between the noisy digital function and the low-level signal processing performed by the analog front-end. This preserves the inherent rejection of high frequency normal mode noise that is a prime advantage of the dual slope conversion technique.

INPUT STAGE

The AD367 is internally partitioned into a differential-input amplifier, a single-ended user-programmable gain amplifier, and the actual dual-slope converter. The differential amplifier allows digitization of input signals with common mode voltages of up to ±10V. It has a nominal input impedance of 100kΩ and is configured for unity gain.

The programmable gain amplifier (PGA) is programmed via a 6-bit digital code. If "B₁", represents the logical value of the most significant gain-selected bit, "B₂" the next most significant bit, etc., then the gain of the PGA is:

$$G = \frac{(128B_1 + 64B_2 + 32B_3 + 16B_4 + 8B_5 + 4B_6 + 3) \times 24}{255}$$

The gain-select pins are internally pulled-up to the +15V supply. Gain programming can be accomplished using either an open collector TTL Driver such as the 7406 or with 4000-series CMOS (V_{DD} = 15V). For fixed gain applications the gain-select pins can be tied to analog ground or left open as required.

B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	GAIN (V/V)
0	0	0	0	0	0	0.282
0	0	0	0	0	1	0.659
.
1	0	0	0	0	0	12.33
.
1	1	1	1	1	1	24.00

Table 1. AD367 PGA Truth Table

INTEGRATOR STAGE

The AD367 integrator stage uses the dual slope conversion technique. A simplified dual slope converter is shown in Figure 1. While the input pulse is applied to clock in, the input signal is applied to the integrator. After a predetermined period the input pulse is removed, a reference signal of opposite polarity is applied to the integrator, and the output pulse is initiated. At the moment the integrator is switched to the reference (deintegration) phase the accumulated charge on the integrating capacitor is proportional to the average value of the input over the integration interval. The deintegration of the reference is an opposite going ramp with slope V_{REF}/RC. When the integrator output reaches zero, the comparator is tripped and the output pulse is terminated. This completes the conversion cycle. Since the charge gained in the integration phase is proportional to V_{IN} × T (see Figure 1) and the amount of charge lost is proportional to V_{REF} × t (and equal to the amount of charge gained) t is proportional to V_{IN}/V_{REF}. The converter output is thus a pulse whose width is proportional to the input voltage. A dual slope converter is therefore a Voltage-to-Time converter. If the output pulse is used to gate a binary counter, the output of the counter will be binary digital representation of the input voltage.




Figure 1. Simplified Basic Dual Slope Converter

ADVANTAGES OF DUAL-SLOPE INTEGRATION

Conversion accuracy is independent of the length of the clock period and the integrating capacitance. Theoretical accuracy depends only on the absolute value of the reference and the stability of the clock. Even changes in other components such as the comparator input offset voltage have no effect as long as they do not change during a conversion. Differential linearity is excellent since the technique is analog and inherently free from discontinuities.

AD367 DETAILED OPERATION

The input differential amplifier operates with input voltages within the common mode range of 0 to 10V. The input resistance is 100kΩ (80kΩ minimum) and there is a shorting switch on the noninverting input for user calibration in single-ended mode.

The input shorting switch shorts $+V_{IN}$ to ground through $20k\Omega$ to limit the short circuit current of the driver. The AD367 inputs must be buffered. The AD OP-07 is well recommended for this purpose, due to its low noise. For source impedances of less than $5\text{-}10k\Omega$ the AD OP-27 would be an even better choice. Note: The high $1/f$ noise of most FET and BiFET amplifiers make them unsuitable for this application.

The offset of the PGA section is not trimmable per se, however, the direct PGA output is available on Pin 4. Great care must be exercised to avoid introducing extraneous signals at this point. A more detailed procedure for offset trim and calibration of the AD367 is given below in the calibration section.

The dual slope converter section is configured for a nominal full-scale input voltage of $10V$. In addition, the zero point of the converter is offset by 5% full-scale. This guarantees that the converter linearity will not be degraded for inputs near zero. Maximum linearity is obtained when the gain is programmed so that the maximum full-scale input voltage produces an output pulse of maximum duration consistent with the desired conversion rate. Alternatively the gain can be set to provide a $10V$ signal to the integrator (or Pin 4, the output of the PGA) when a full-scale input is supplied.

The built-in offset is also used to protect against possible negative polarity inputs while taking very low level measurements (or "dark current" readings from optical sensors). The offset pulse is accomplished by using a portion of the internal reference as the threshold voltage to signal the end of conversion as shown in Figure 2. This voltage appears on Pin 7 and is factory set for




Figure 2.

$-0.510V$, which yields a nominal $200\mu s$ offset pulse with a $0.012\mu F$ integration capacitor. This offset pulse width may be adjusted by using a $100k\Omega$ potentiometer as shown in Figure 3.




Figure 3.

The leading edge of an externally applied negative going clock pulse initiates a conversion. The AD367 will output a pulse whose width is proportional to the input signal. The output pulse is active low. Its leading (falling) edge is triggered by the rising edge of the external clock, and its trailing edge is dependent upon the input signal level. When using the internal reference or with an external $-10V$ reference a clock pulse of $4ms$ provides an integrator full scale range of $10V$ with a $0.012\mu F$ integration cap.

For other reference and integration capacitor values the signal integration period should be adjusted to prevent saturation of the integrator, i.e., the maximum integrator deflection should not exceed $10V$.

The AD367 Transfer Function is:

$$\text{Pulse Width} = \frac{-V_{IN}}{V_{REF}} \times \frac{R_{INT2}}{R_{INT1}} T_1 + \frac{V_{OS} C R_{INT2}}{V_{REF}}$$

Where:

- T_1 = The clock period
- V_{OS} = Voltage Offset ($-0.510V$ nominal)
- C = Integration Capacitor
- R_{INT1} = Signal Integration Resistor = $340k\Omega$
- R_{INT2} = Reference Integration Resistor = $327k\Omega$
- $V_{REF} = -10V$ (if internal voltage reference is used)

Figure 4 shows the AD367 operation for a near full scale input voltage. The input signal is integrated as the negative slope, and the reference voltage as the positive slope. The output pulse is low until the positive going edge (the reference integration phase) exceeds $-V_{OS}$ ($+0.510V$). The rising edge of the clock coincides with the knee of the integrator and the falling edge of the output.

Figure 5 shows a good view of the offset at work. A slight negative input voltage will not cause an absence of output pulse ($V_{IN} > -0.05V$).




Figure 4.




Figure 5.

To maximize the resolution and accuracy of the converter, the PGA gain should be set such that the maximum input signal voltage provides a $10V$ signal to the integrator (Pin 4). Then the clock pulse width and integration capacitor should be selected using the relation:

$$\frac{T_1}{C_{INT}} \cong R_{INT1} = 340k\Omega$$

This ensures that the maximum dynamic range of the integrator is used, and will result in the best linearity from the converter. Polystyrene or Teflon capacitors only are recommended. The AD367 Timing Diagram is shown in Figure 6.

PGA settling under worst-case conditions (Gain = 24, full scale input voltage step) is typically $70\mu s$, as shown in Figure 8. The PGA output must be allowed to settle before a conversion is initiated, or the first conversion result after an input voltage change ignored if the AD367 is operated in continuous conversion mode. Figure 9 shows the PGA settling after a change from minimum to maximum gain (0.282 to $24 V/V$), which is also $70\mu s$ typically.




Figure 6. AD367 Timing Diagram

CALIBRATION

The AD367 should be endpoint calibrated for maximum system accuracy. Calibration is a straightforward procedure:

1. Choose a gain consistent with keeping the output of the programmable gain amplifier at or below 10V when a full scale input voltage is applied.
2. Apply a zero input signal, V_z . Use the shorting switch if the input is single-ended. The shorting switch will ensure a good ground potential at the input.
3. Measure the output offset pulse, PW_{OS} .
4. Apply a known full scale voltage, V_{FS} , to the inputs.
5. Measure the output full scale pulse, PW_{FS} .
6. Subsequent measurements will give, to within $\pm 0.00305\%$ FSR, the input voltage according to the following equation:

$$V_{IN} = (Pulse\ Out - PW_{OS}) \times \frac{(V_{FS} - V_z)}{(PW_{FS} - PW_{OS})} + V_z$$

INPUT, GROUNDING, AND DECOUPLING CONSIDERATIONS

For most applications, the AD367 will be used with single-ended inputs and the internal $-10V$ reference. The connections for this mode of operation are shown in Figure 7, including input buffering, power supply decoupling, and input ground sense. As with many data acquisition components, the AD367 has separate analog and digital grounds. These pins (15 and 17) are not connected internally, but should be tied together at one




Figure 7. Input Connections for Single-Ended Operation

point as close to the converter as possible. Ideally, a single solid ground plane under the converter is desirable. Current flows through the wires and etch stripes of circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system analog ground and the ground pins of the AD367. Separate wide conductor stripe ground returns should be provided for high resolution converters to minimize IR losses from current flow in the converter to system ground run. Care must be taken to prevent digital logic return currents from being summed into the same return path as analog signals to prevent measurement errors.

Each of the AD367's supply terminals should be capacitively decoupled as close to the AD367 as possible. A large value capacitor, such as $1\mu F$, in parallel with a $0.1\mu F$ capacitor is usually sufficient. Analog supplies should be decoupled to the analog ground pin, and the logic supply to the digital ground pin.




Figure 8. AD367 PGA Section Settling




Figure 9. AD367 PGA Section Gain Settling

The metal case is at analog ground potential for shielding. Care should be exercised to prevent shorting to board circuitry beneath the part.

GENERAL INTERFACE CONSIDERATIONS

The control logic of the AD367 and the synchronous counter scheme shown in Figure 10 makes direct connection to most microprocessor buses possible. While it is impossible to describe the details of the interface connections for every microprocessor, a representative example is presented here.

Analog-to-digital converters, like any I/O device, may be interfaced to microprocessors by several methods. These include direct memory access (DMA), isolated or accumulator I/O, and memory-mapped I/O. DMA is the fastest, since conversions occur automatically and data updates into memory are transparent to the processor. DMA logic is very processor-dependent and requires specialized dedicated hardware.




Figure 10. General Counter Scheme 8-Bit Bus

Memory-mapped and accumulator I/O are more often used and easier to implement. Accumulator I/O uses a distinct set of control signals which, combined with the address bus, define a totally separate I/O address space. The architecture is simple from a hardware standpoint, since address decoding requirements are not severe, and distinct I/O pulses are easily located for system debugging. However, processors using accumulator I/O can generally only send data to an output device from the accumulator. This can make for cumbersome software, since processor controlled transfers of I/O data to a memory location cannot be accomplished in a single instruction.

Memory-mapped I/O assigns the I/O device to one or more locations in the logical memory space of the microprocessor. This technique has the advantage that the full range of memory reference instructions may be used to operate on the data. The potential disadvantages include limiting the memory space available for program and data memory, somewhat more complex address decoding and more difficult isolation of device select pulses for system debugging. Nevertheless, many microprocessors offer only the memory-mapped I/O.

CONNECTING COUNTERS FOR DIGITAL OUTPUT

Figure 10 shows a simple circuit for converting the AD367 pulse width output to binary digital code using the 74ALS569A synchronous counter. This scheme is compatible with μ P systems using an 8-bit wide data bus structure, such as the 6809. It is easily upgraded to 16-bit structures by connecting OEH to OEL and connecting the 16 outputs directly to the bus instead of together.

Decode logic for the 6809 μ P is shown in Figure 11.




Figure 11. Decode Scheme for 6809

ORDERING GUIDE

Model	Linearity Error	Resolution	Temperature Range
AD367KM	$\pm 0.00305\%$ FSR	$\pm 305\mu\text{V}$	0 to +70°C

DAS1152/DAS1153

FEATURES

Complete with High Accuracy Sample/Hold and A/D Converter

Differential Nonlinearity: $\pm 0.002\%$ FSR max (DAS1153)

Nonlinearity: DAS1152: $\pm 0.005\%$ FSR max
DAS1153: $\pm 0.003\%$ FSR max

Low Differential Nonlinearity T.C.: $\pm 2\text{ppm}/^\circ\text{C}$ max

High Throughput Rate: 25kHz min (DAS1152)

High Feedthrough Rejection: -96dB

Byte-Selectable Tri-State Buffered Outputs

Internal Gain & Offset Potentiometers

Improved Second Source to A/D/A/M 824 and A/D/A/M 825 Modules

APPLICATIONS

Process Control Data Acquisition

Automated Test Equipment

Seismic Data Acquisition

Nuclear Instrumentation

Medical Instrumentation


Robotics

GENERAL DESCRIPTION

The DAS1152/DAS1153 are 14-/15-bit sampling analog-to-digital converters having a maximum throughput rate of 25kHz/20kHz. They provide high accuracy, high stability, and functional completeness all in a $2'' \times 4'' \times 0.44''$ metal case.

Guaranteed high accuracy system performance such as nonlinearity of $\pm 0.005\%$ FSR (DAS1152)/ $\pm 0.003\%$ FSR (DAS1153) and differential nonlinearity of $\pm 0.003\%$ FSR (DAS1152)/ $\pm 0.002\%$ FSR (DAS1153) are provided. Guaranteed stability such as differential nonlinearity T.C. of $\pm 2\text{ppm}/^\circ\text{C}$ (DAS1153) maximum, zero T.C. of $\pm 80\mu\text{V}/^\circ\text{C}$ maximum, gain T. C. of $\pm 8\text{ppm}/^\circ\text{C}$ maximum and power supply sensitivity of $\pm 0.001\%$ FSR/% V_S are also provided by the DAS1152/DAS1153.

DAS1152/DAS1153 FUNCTIONAL BLOCK DIAGRAM



The DAS1152/DAS1153 make extensive use of both integrated circuit and thin film components to obtain their excellent performance, small size, and low cost. The devices contain a precision sample/hold amplifier, high accuracy 14-/15-bit analog-to-digital converter, tri-state output buffers, internal gain and offset trim potentiometers, and power supply bypass capacitors (as shown in Figure 1).

Four analog input voltage ranges are selectable via user pin programming: 0 to +5V, 0 to +10V, $\pm 5\text{V}$, and $\pm 10\text{V}$. Unipolar coding is provided in true binary format with bipolar coding displayed in offset binary and two's complement. Tri-state buffers provide easy interface to bus structured applications.

SPECIFICATIONS (typical @ +25°C unless otherwise specified)

MODEL	DAS1152	DAS1153
RESOLUTION	14 Bits	15 Bits
DYNAMIC PERFORMANCE		
Throughput Rate	25kHz min	20kHz min
Conversion Time	35µs max	44µs max
S/H Acquisition Time	4µs max	5µs max
S/H Aperture Delay	50ns	*
S/H Aperture Uncertainty	1ns	*
Feedthrough Rejection ¹	-96dB	*
Droop Rate	0.05µV/µs (0.1µV/µs max)	*
Dielectric Absorption Error	±0.005% of Input Voltage Change	*
ACCURACY		
Integral Nonlinearity ²	±0.005% FSR ³ max	±0.003% FSR ³ max
Differential Nonlinearity	±0.003% FSR ³ max	±0.002% FSR ³ max
No Missing Codes	Guaranteed	*
±3σ Noise (S/H plus A/D)	75µV rms	*
±3σ Noise (A/D)	50µV rms	*
STABILITY		
Differential Nonlinearity T.C.	±2ppm/°C max	*
Gain T.C.	±8ppm/°C max	*
Zero T.C.	±30µV/°C typ, ±80µV/°C max	*
Power Supply Sensitivity	±0.001% FSR ³ /% V _s	*
ANALOG INPUT		
Voltage Range		
Bipolar	±5V, ±10V	*
Unipolar	0 to +5V, 0 to +10V	*
ADC Input Impedance 0 to +5V	2.5kΩ	*
0 to +10V, ±5V	5kΩ	*
±10V	10.0kΩ	*
S/H Input Impedance	100MΩ/5pF	*
DIGITAL INPUTS		
Convert Command ⁴	1TTL Load, Positive Pulse	*
	Negative Edge Triggered	*
S/H Control	HOLD = Logic 0	*
	SAMPLE = Logic 1	*
Low Enable, High Enable	ENABLE = Logic 0	*
DIGITAL OUTPUTS		
Parallel Data Outputs		
Unipolar	Binary	*
Bipolar	Offset Binary, 2's Complement	*
Output Drive	2TTL Loads	*
Status	Logic "1" During Conversion	*
Output Drive	2TTL Loads	*
INTERNAL REFERENCE VOLTAGE	+10V, ±0.3%	*
External Load Current (Rated Performance)	2mA max	*
Temperature Stability	±5ppm/°C max	*
POWER REQUIREMENTS		
Rated Voltages	±15V (±3%), +5V (±5%)	*
Operating Voltages ⁵	±12V to +17V, +4.75V to +5.25V	*
Supply Current Drain ±15V	±37mA	*
+5V	80mA	*
TEMPERATURE RANGE		
Specified	0 to +70°C	*
Operating	-25°C to +85°C	*
Storage	-25°C to +85°C	*
Relative Humidity	Meets MIL-STD-202E, Method 103B	*
Shielding	Electrostatic (RFI) 6 Sides, Electromagnetic (EMI) 5 Sides	*
SIZE	2" × 4" × 0.44" Metal Package	*

NOTES

*Specifications same as DAS1152

¹Measured in hold mode, input 20V pk-pk @ 10kHz.

²Worst-case summation of S/H and A/D nonlinearity errors.

³FSR means Full Scale Range.

⁴When connecting the Convert Command and the S/H control terminals together, the pulse width must be long enough for the S/H amplifier to acquire the input signal to the required accuracy 4µs (max, DAS1152)/5µs (max, DAS1153). If the A/D converter is only used, the Convert Command pulse width should be 100ns min (see Figure 2).


⁵If only the ADC portion is used, the operating power supply voltage can be maintained at ±12V to ±17V. But if the S/H section is required, the operating voltage must be maintained at ±15V (±3%) or the S/H input voltage must be limited to -7V to +10V for a ±12V supply voltage.

⁶Recommended Power Supply: Analog Devices Model 923.

Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



OPERATION

The DAS1152/DAS1153 are functionally complete data acquisition subsystems being fully characterized as such. All the necessary data acquisition and microprocessor interface elements are provided internal to these devices. Accuracy and performance criteria are tested and specified for the entire system. Thus, design time and associated high accuracy problems are minimized because layout and component optimization have already been performed.

For operation, the only connections necessary to the DAS1152/DAS1153 are the $\pm 15V$ and $+5V$ power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tri-state controls. Analog input and digital output programming are user selectable via external jumper connections.

ANALOG INPUT SECTION

The analog input can be applied to just the A/D converter or to the internal sample/hold amplifier ahead of the A/D converter. When using just the A/D converter, apply the analog input per the voltage range pin programming shown in Table I. When using the sample/hold amplifier in conjunction with A/D converter, apply the analog input to the S/H INPUT terminal and connect the S/H OUTPUT terminal to the appropriate A/D converter analog input.

Analog Voltage Input Range	Connect V_{IN} or S/H Out To	Connect Analog Common To	Connect Ref Out To
0 to +5V	ANA IN 1, ANA IN 2, ANA IN 3	Ground	NC*
0 to +10V	ANA IN 2, ANA IN 3	Ground, ANA IN 1	NC*
$\pm 5V$	ANA IN 1	Ground, ANA IN 3	ANA IN 2
$\pm 10V$	ANA IN 3	Ground, ANA IN 1	ANA IN 2

*No Connection

Table I. Analog Input Pin Programming

Errors due to source loading are eliminated since the sample/hold amplifier is a high-impedance unity-gain amplifier. High feedthrough rejection is provided for either single-channel or multichannel applications. Feedthrough rejection can be optimized, in multichannel applications, by changing channels at the rising or falling edge of the S/H control pulse.





Figure 2. Analog Input Block Diagram

TIMING DIAGRAM

The timing diagram for the DAS1152/DAS1153 is illustrated in Figure 3. This figure also includes the sample/hold amplifier acquisition time.

If the sample/hold amplifier is required, the TRIGGER input and S/H CONTROL terminal can be tied together providing only one conversion control signal. When the trigger pulse goes high, it places the sample/hold amplifier in the sample mode allowing it to acquire the present input signal. The trigger pulse must remain high for a minimum of $4\mu s$ (DAS1152)/ $5\mu s$ (DAS1153) to insure accuracy is attained. If the sample/hold amplifier is not used, the trigger pulse needs to be only 100ns (min) in length to satisfy the A/D converter trigger requirements. At the falling edge of the trigger pulse, the sample/hold amplifier is placed in the hold mode, the A/D conversion begins, and all internal logic is reset. Once the conversion process is initiated, it cannot be retriggered until after the end of conversion.

With this negative edge of the trigger pulse the MSB is set low with the remaining digital outputs set to logic high state, and the status line is set high and remains high through the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched low at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 14-/15-bit conversion taking $35\mu s$ / $44\mu s$ maximum for the DAS1152/DAS1153 respectively. At this time, the STATUS line goes low signifying that the conversion is complete. For microprocessor bus applications, the digital output can now be applied to the data bus by enabling the tri-state buffers. For maximum data throughput, the digital output data should be read while the sample/hold amplifier is acquiring the new analog input signal.



NOTES

1. Output Data Valid.

* 2. If S/H Control and Trigger are tied together, Pulse Width must be $4\mu s$ (DAS1152)/ $5\mu s$ (DAS1153) min to allow the S/H Amplifier to acquire the Input Signal. If the ADC is only used, the Trigger Pulse must be 100ns min.

Figure 3. DAS1152/DAS1153 Timing Diagram

GAIN AND OFFSET ADJUSTMENT

The DAS1152/DAS1153 contain internal gain and offset adjustment potentiometers. Each potentiometer has ample adjustment range so that gain and offset errors can be trimmed to zero.

Since offset calibration is not affected by changes in gain calibration, it should be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable and be capable of being set to within $\pm 1/10$ LSB of the desired value at any point within its range.

OFFSET CALIBRATION

For a 0 to +10V unipolar range set the input voltage precisely to +305 μ V for the DAS1152 and +153 μ V for the DAS1153. For a 0 to +5V unipolar range set the input to +153 μ V for the DAS1152 and +76 μ V for the DAS1153. Then adjust the zero potentiometer until the converter is just on the verge of switching from 000.....000 to 000.....001.

For the ± 5 V bipolar range set the input voltage precisely to +305 μ V for the DAS1152 and +153 μ V for the DAS1153. For a ± 10 V bipolar range set the input voltage precisely to +610 μ V for the DAS1152 and +305 μ V for the DAS1153. Adjust the zero potentiometer until the offset binary coded units are just on the verge of switching from 000.....000 to 000.....001 and the two's complement coded units are just on the verge of switching from 100.....000 to 100.....001.

GAIN CALIBRATION

Set the input voltage precisely to +9.99909V (DAS1152)/+9.99954V (DAS1153) for the 0 to +10V units, +4.99954V (DAS1152)/+4.99977V (DAS1153) for 0 to +5V units, +9.99817V (DAS1152)/+9.99909V (DAS1153) for ± 10 V units, or +4.99909V (DAS1152)/+4.99954V (DAS1153) for ± 5 V units. Note that these values are 1/2LSBs less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 11.....10 to 11.....11 and two's complement coded units are just on the verge of switching from 011.....10 to 011.....11.

DAS1152/DAS1153 INPUT/OUTPUT RELATIONSHIPS

The DAS1152/DAS1153 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is used to obtain the binary and offset binary codes while $\overline{\text{MSB}}$ is used to obtain two's complement coding. Table II shows the DAS1152/DAS1153 unipolar analog input/digital output relationships. Tables III and IV show the DAS1152/DAS1153 bipolar analog input/digital output relationships.

NOMINAL BIPOLAR INPUT-OUTPUT RELATIONSHIPS

ANALOG INPUT			
0 to +5V Range		0 to +10V Range	
DAS1152	DAS1153	DAS1152	DAS1153
+4.99969V	+4.99984V	+9.99939V	+9.99969V
+2.50000V	+2.50000V	+5.0000V	+5.00000V
+0.62500V	+0.62500V	+1.25000V	+1.25000V
+0.0003V	+0.00015V	+0.0006V	+0.0003V
+0.0000V	+0.0000V	+0.0000V	+0.0000V

DIGITAL OUTPUT			
Binary Code			
DAS1152		DAS1153	
11 111 111 111 111	111 111 111 111 111	111 111 111 111 111	111 111 111 111 111
10 000 000 000 000	100 000 000 000 000	100 000 000 000 000	100 000 000 000 000
00 100 000 000 000	001 000 000 000 000	001 000 000 000 000	001 000 000 000 000
00 000 000 000 001	000 000 000 000 001	000 000 000 000 001	000 000 000 000 001
00 000 000 000 000	000 000 000 000 000	000 000 000 000 000	000 000 000 000 000

Table II. Unipolar Input/Output Relationships

Analog Input		Digital Output	
± 5 V Range	± 10 V Range	Offset Binary Code	Two's Complement Code
+4.99939V	+9.99878V	11 111 111 111 111	01 111 111 111 111
+2.50000V	+5.00000V	11 000 000 000 000	01 000 000 000 000
+0.00061V	+0.00122V	10 000 000 000 001	00 000 000 000 001
+0.00000V	+0.00000V	10 000 000 000 000	00 000 000 000 000
-5.00000V	-10.00000V	00 000 000 000 000	10 000 000 000 000

Table III. DAS1152 Bipolar Input/Output Relationships

Analog Input		Digital Output	
± 5 V Range	± 10 V Range	Offset Binary Code	Two's Complement Code
+4.99969V	+9.99939V	111 111 111 111 111	011 111 111 111 111
+2.50000V	+5.0000V	110 000 000 000 000	010 000 000 000 000
+0.0003V	+0.00061V	100 000 000 000 001	000 000 000 000 001
+0.00000V	+0.00000V	100 000 000 000 000	000 000 000 000 000
-5.00000V	-10.00000V	000 000 000 000 000	100 000 000 000 000

Table IV. DAS1153 Bipolar Input/Output Relationships

TRI-STATE DIGITAL OUTPUT

The ADC digital outputs are provided in parallel format to the output tri-state buffers. The output information can be applied to a data bus in either a one-byte or a two-byte format by using the HIGH BYTE ENABLE and LOW BYTE ENABLE terminals. If the tri-state feature is not required, normal digital outputs can be obtained by connecting the enable pins to ground.

POWER SUPPLY AND GROUNDING CONNECTIONS

Although the analog power ground and the digital ground are connected in the DAS1152/DAS1153, care must still be taken to provide proper grounding due to the high accuracy nature of these devices. Though only general guidelines can be given, grounding should be arranged in such a manner as to avoid ground loops and to minimize the coupling of voltage drops (on the high current carrying logic supply ground) to the sensitive analog circuit sections. Analog and digital grounds should remain separated on the PC board and terminated at the respective DAS1152/DAS1153 terminals.

No power supply decoupling is required since, the DAS1152/DAS1153, contain high quality tantalum capacitors on each of the power supply inputs to ground.

DAS1157/DAS1158/DAS1159

FEATURES

Complete with High Accuracy Sample/Hold and A/D Converter

Low Power Consumption: 650mW max, $V_S = \pm 15V$

Rated Performance: $-25^{\circ}C$ to $+85^{\circ}C$

Low Nonlinearity (DAS1158 and DAS1159)

Differential: $\pm 0.0015\%$ FSR max

Integral: $\pm 0.003\%$ FSR max

Differential T.C.: $\pm 1\text{ppm}/^{\circ}C$ max

High Throughput Rate: 18kHz min

Byte-Selectable Tri-State Buffered Outputs

Internal Gain & Offset Potentiometers

All Hermetically-Sealed Semiconductors

Improved Second Source to A/D/A/M-834 and

A/D/A/M-835 Modules

APPLICATIONS

Seismic Data Acquisition

Portable Field Instrumentation

Automated Test Equipment

Process Control Data Acquisition

Medical Instrumentation


GENERAL DESCRIPTION

The DAS1157/DAS1158/DAS1159 are 14-/15-/16-bit sampling analog-to-digital converters. They are ideally suited for use in portable and remote data acquisition equipment where low power consumption (650mW maximum) and wide temperature range ($-25^{\circ}C$ to $+85^{\circ}C$ rated performance) are required.

DAS1157/DAS1158/DAS1159 provide guaranteed high accuracy and high stability system performance essential to medical, analytical and process control equipment: differential nonlinearity of $\pm 0.0015\%$ max and integral nonlinearity of $\pm 0.003\%$ max (DAS1158 and DAS1159); no missing codes guaranteed; gain T.C. of $\pm 8\text{ppm}/^{\circ}C$ max, zero T.C. of $\pm 80\mu V/^{\circ}C$ max and differential nonlinearity T.C. of $\pm 1\text{ppm}/^{\circ}C$ max.

The wide dynamic range will enhance the performance of critical measurements in gas and liquid chromatography, blood analyzers, distributed data acquisition in factory automation and power generating equipment, and in automatic test equipment.

DAS1157/DAS1158/DAS1159
FUNCTIONAL BLOCK DIAGRAM



The DAS1157/DAS1158/DAS1159 make use of Analog Devices' proprietary CMOS technology to achieve low power operation, while utilizing the latest integrated circuit and thin-film components to achieve the highest level of performance and reliability. All hermetically-sealed semiconductor components are used to insure added reliability over a wide range of operating conditions.

As shown in Figure 1, each device contains a precision sample/hold amplifier, high accuracy 14-/15-/16-bit analog-to-digital converter, precision reference, CMOS tri-state output buffers (for direct 8-bit or 16-bit bus interface), user accessible gain and offset adjust potentiometers, and power supply bypass capacitors, all in a compact low profile $2'' \times 4'' \times 0.375''$ metal case package. No additional components are required for operation.

SPECIFICATIONS (typical @ +25°C, V_S = ±15V, V_D = +5V unless otherwise specified)

MODEL	DAS1157	DAS1158	DAS1159
RESOLUTION	14 Bits	15 Bits	16 Bits
DYNAMIC PERFORMANCE			
Throughput Rate	18kHz min	*	*
Conversion Time	50μs max	*	*
S/H Acquisition Time	5μs max	*	*
S/H Aperture Delay	250ns	*	*
S/H Aperture Uncertainty	1ns	*	*
Feedthrough Rejection ⁴	-90dB min	*	*
Droop Rate	0.05μV/μs, 0, 1μV/μs max	*	*
Dielectric Absorption Error	±0.005% of Input Voltage Change	*	*
ACCURACY			
Integral Nonlinearity ²	±0.005% FSR ³ max	±0.003% FSR ³ max	**
Differential Nonlinearity ⁴	±0.003% FSR ³ max	±0.0015% FSR ³ max	**
No Missing Codes	Guaranteed	*	*
±3σ Noise (S/H plus A/D)	0.0022% p-p (75μV rms)	*	*
±3σ Noise (A/D)	0.0015% p-p (50μV rms)	*	*
STABILITY			
Differential Nonlinearity T.C.	±2ppm/°C max	±1ppm/°C max	**
Gain T.C.	±8ppm/°C max	*	*
Zero T.C.	±30μV/°C typ, ±80μV/°C max	*	*
Conversion Time T.C.	±0.05%/°C	*	*
Power Supply Sensitivity	±0.001% FSR ³ /% V _S	*	*
Warm-Up Time	Less than 1 Minute	*	*
ANALOG INPUT			
Voltage Range			
Bipolar	±5V, ±10V	*	*
Unipolar ⁴	0 to +5V, 0 to +10V	*	*
ADC Input Impedance	0 to +5V 0 to +10V, ±5V ±10V	2.5kΩ 5kΩ 10kΩ	*
S/H Input Impedance	±10V	100MΩ 5pF	*
DIGITAL INPUTS			
A/D Trigger ⁵	Positive Pulse, Neg. Edge Triggered	*	*
Logic Levels	5V CMOS Compatible	*	*
S/H Control	SAMPLE = Logic 1, TTL Compatible	*	*
Low Enable, High Enable ⁶	ENABLE = Logic 0, CMOS/TTL Compatible	*	*
DIGITAL OUTPUTS			
Parallel Data Outputs			
Unipolar	Binary	*	See Note 7
Bipolar	Offset Binary, 2's Complement	*	See Note 7
Output Drive	2TTL Loads	*	*
End of Conversion	Logic "1" During Conversion	*	*
Output Drive	2TTL Loads	*	*
INTERNAL REFERENCE VOLTAGE	+10V, ±0.3%	*	*
External Load Current (Rated Performance)	2mA max	*	*
POWER REQUIREMENTS			
Rated Voltages	±15V (±3%), +5V (±5%)	*	*
Operating Voltages ^{8,9}	±12V to ±17V, +4.75V to +5.25V	*	*
Supply Current Drain ±15V	±15mA	*	*
+5V	10mA	*	*
Total Power Consumption, V _S = ±15V	500mW typ, 650mW max	*	*
TEMPERATURE RANGE			
Rated Performance	-25°C to +85°C	*	*
Operating	-25°C to +85°C	*	*
Storage	-40°C to +100°C	*	*
Relative Humidity	Meets MIL-STD-202E, Method 103B	*	*
Shielding	Electrostatic (RFI) 6 Sides Electromagnetic (EMI) 5 Sides	*	*
SIZE	2" × 4" × 0.375" Metal Package	*	*


NOTES

- *Specifications same as DAS1157
 **Specifications same as DAS1158
¹Measured in hold mode, input 20V pk-pk @ 10kHz.
²Worst-case summation of S/H and A/D nonlinearity errors.
³FSR means Full Scale Range.
⁴Differential Nonlinearity in the 0 to +5V input range is specified as ±0.003% typical for the DAS1157, DAS1158 and DAS1159.
⁵When connecting the Trigger and the S/H control terminals together, the pulse width must be long enough for the S/H amplifier to acquire the input signal to the required accuracy (5μs min). If the A/D converter only is used, the Trigger pulse width should be 1μs min (see Figure 3).

- ⁶Low Byte Enable pin connections are Bits 8 through 15; High Byte Enable pin connections are MSB, MSB or Bit 16 and Bits 2 through 7.
⁷DAS1159 unipolar coding is provided in a modified binary format (MSB complement) while bipolar coding is two's complement only. The MSB must be inverted for binary and offset binary codes.
⁸When the S/H section is required, -V_S must be at least 5 volts more negative than the most negative analog input voltage (example: V_S = ±12V dc, therefore, maximum analog input is +10 and -7V).
⁹Recommended Power Supply: Analog Devices Model 923.
 Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



ASSEMBLY INSTRUCTIONS

CAUTION: This module is not an embedded assembly and is not hermetically sealed. Do not subject to a solvent or water-wash process that would allow direct contact with free liquids or vapors. Entrapment of contaminants may occur, causing performance degradation and permanent damage. Install after any clean/wash process and then only spot clean by hand.

Applying the DAS1157/DAS1158/DAS1159

OPERATION

For operation, the only connections necessary to the DAS1157/DAS1158/DAS1159 are the $\pm 15V$ and $+5V$ power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tri-state controls. Analog input and digital output programming are user selectable via external jumper connections.

Input voltage ranges are selectable via user pin programming: 0 to $+5V$, 0 to $+10V$, $\pm 5V$ and $\pm 10V$. Unipolar coding is provided in true binary format with bipolar coding displayed in offset binary and two's complement (DAS1157 and DAS1158). DAS1159 unipolar coding is provided in a modified binary format (MSB complement) while bipolar coding is two's complement only.

ANALOG INPUT SECTION

The analog input can be applied to just the A/D converter or to the internal sample/hold amplifier ahead of the A/D converter. When using just the A/D converter, apply the analog input per the voltage range pin programming shown in Table I. When using the sample/hold amplifier in conjunction with A/D converter, apply the analog input to the S/H INPUT terminal and connect the S/H OUTPUT terminal to the appropriate A/D converter analog input.

Analog Voltage Input Range	Connect V_{IN} or S/H Out To	Connect Analog Common To	Connect Ref Out To
0 to $+5V$	ANA IN 1, ANA IN 2, ANA IN 3	Ground	NC*
0 to $+10V$	ANA IN 2 ANA IN 3	Ground ANA IN 1	NC*
$\pm 5V$	ANA IN 1	Ground, ANA IN 3	ANA IN 2
$\pm 10V$	ANA IN 3	Ground, ANA IN 1	ANA IN 2

*No Connection

Table I. Analog Input Pin Programming




Figure 2. Analog Input Block Diagram

Errors due to source loading are eliminated since the sample/hold amplifier is a high-impedance unity-gain amplifier. High feed-through rejection is provided for either single-channel or multi-channel applications. Feedthrough rejection can be optimized, in multichannel applications, by changing channels at the rising or falling edge of the S/H control pulse.

TIMING DIAGRAM

The timing diagram for the DAS1157/DAS1158/DAS1159 is illustrated in Figure 3. This figure also includes the sample/hold amplifier acquisition time.

If the sample/hold amplifier is required, the TRIGGER input and S/H CONTROL terminal can be tied together providing only one conversion control signal. When the trigger pulse goes high, it places the sample/hold amplifier in the sample mode allowing it to acquire the present input signal. The trigger pulse must remain high for a minimum of $5\mu s$ to insure accuracy. If the sample/hold amplifier is not used, the trigger pulse needs to be $1\mu s$ (minimum) in length to satisfy the A/D converter trigger requirements. At the falling edge of the trigger pulse, the sample/hold amplifier is placed in the hold mode, all internal logic is reset and the A/D conversion begins. The conversion process can be retrIGGERED at any time, including during conversion.

With this negative edge of the trigger pulse, the MSB is set high with the remaining digital outputs set to logic low state, and the end of conversion is set high and remains high through the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched high at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 14-/15-/16-bit conversion taking $50\mu s$ maximum. At this time, the end of conversion line goes low signifying that the conversion is complete. For micro-processor bus applications, the digital output can now be applied to the data bus by enabling the tri-state buffers. For maximum data throughput, the digital output data should be read while the sample/hold amplifier is acquiring the new analog input signal.




Figure 3. DAS1157/DAS1158/DAS1159 Timing Diagram

GAIN AND OFFSET ADJUSTMENT

The DAS1157/DAS1158/DAS1159 contain internal gain and offset adjustment potentiometers. Each potentiometer has ample adjustment range so that gain and offset errors can be trimmed to zero.

Offset calibration is not affected by changes in gain calibration, and should be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable and be capable of being set to within $\pm 1/10\text{LSB}$ of the desired value at any point within its range.

OFFSET CALIBRATION

For a 0 to +10V unipolar range, set the input voltage precisely to +305 μV for the DAS1157, +153 μV for the DAS1158 and +76 μV for the DAS1159. For a 0 to +5V unipolar range, set the input to +153 μV for the DAS1157, +76 μV for the DAS1158 and +38 μV for the DAS1159. Then adjust the zero potentiometer until the converter is just on the verge of switching from 000.....000 to 000.....001 (DAS1157/DAS1158) or from 100.....000 to 100.....001 (DAS1159).

For the $\pm 5\text{V}$ bipolar range, set the input voltage precisely to +305 μV for the DAS1157, +153 μV for the DAS1158 and +76 μV for the DAS1159. For a $\pm 10\text{V}$ bipolar range, set the input voltage precisely to +610 μV for the DAS1157, +305 μV for the DAS1158 and +153 μV for the DAS1159. Adjust the zero potentiometer until the offset binary coded units are just on the verge of switching from 000.....000 to 000.....001 and the two's complement coded units are just on the verge of switching from 100.....000 to 100.....001.

GAIN CALIBRATION

Set the input voltage precisely to +9.99909V (DAS1157)/+9.99954V (DAS1158)/+9.99977V (DAS1159) for the 0 to +10V units, +4.99954V (DAS1157)/+4.99977V (DAS1158)/+4.99989V (DAS1159) for 0 to +5V units, +9.99817V (DAS1157)/+9.99909V (DAS1158)/+9.99954V (DAS1159) for $\pm 10\text{V}$ units, or +4.99909V (DAS1157)/+4.99954V (DAS1158)/+4.99977V (DAS1159) for $\pm 5\text{V}$ units. Note that these values are 1/2LSBs less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 11.....10 to 11.....11 or modified binary and two's complement coded units are just on the verge of switching from 011.....10 to 011.....11.

DAS1157/DAS1158/DAS1159 INPUT/OUTPUT RELATIONSHIPS

The DAS1157/DAS1158 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is used to obtain the binary and offset binary codes while (MSB) is used to obtain two's complement coding. The DAS1159 produces a modified binary coded output when configured as a unipolar device. Configured as a bipolar device it can only produce two's complement output codes. The DAS1159 uses MSB to obtain the modified binary and two's complement output codes; the DAS1159 does not have an MSB output. Table II shows the DAS1157/DAS1158/DAS1159 unipolar analog input/digital output relationships. Table III shows the DAS1157/DAS1158/DAS1159 bipolar analog input/digital output relationships.

Input Voltage - Output Code Relationships

Unipolar Input Voltages

Analog Input		Digital Output
0 to +5V Range	0 to +10V Range	
DAS1157		Binary Code
+4.99969V	+9.99939V	11 1111 1111 1111
+0.00000V	+0.00000V	00 0000 0000 0000
DAS1158		Binary Code
+4.99985V	+9.99969V	111 1111 1111 1111
+0.00000V	+0.00000V	000 0000 0000 0000
DAS1159		Modified Binary Code
+4.99992V	+9.99985V	0111 1111 1111 1111
+0.00000V	+0.00000V	1000 0000 0000 0000

Table II. Unipolar Input-Output Relationships

Analog Input		Digital Output	
$\pm 5\text{V}$ Range	$\pm 10\text{V}$ Range	Offset Binary Code	Two's Complement Code
DAS1157			
+4.99939V	+9.99878V	11 1111 1111 1111	01 1111 1111 1111
+0.00000V	+0.00000V	10 0000 0000 0000	00 0000 0000 0000
-5.00000V	-10.00000V	00 0000 0000 0000	10 0000 0000 0000
DAS1158			
+4.99969V	+9.99939V	111 1111 1111 1111	011 1111 1111 1111
+0.00000V	+0.00000V	100 0000 0000 0000	000 0000 0000 0000
-5.00000V	-10.00000V	000 0000 0000 0000	100 0000 0000 0000
DAS1159			
+4.99985V	+9.99969V		0111 1111 1111 1111
+0.00000V	+0.00000V		0000 0000 0000 0000
-5.00000V	-10.00000V		1000 0000 0000 0000

Table III. Bipolar Input-Output Relationships

TRI-STATE DIGITAL OUTPUT

The ADC digital outputs are provided in parallel format to the output tri-state buffers. The output information can be applied to a data bus in either a one-byte or a two-byte format by using the HIGH BYTE ENABLE and LOW BYTE ENABLE terminals. If the tri-state feature is not required, normal digital outputs can be obtained by connecting the enable pins to ground.

POWER SUPPLY AND GROUNDING CONNECTIONS

No power supply decoupling is required since the DAS1157/DAS1158/DAS1159 contain high quality tantalum capacitors on each of the power supply inputs to ground.

The analog and digital grounds are internally connected in the DAS1157/DAS1158/DAS1159. But in many applications, an external connection between the digital ground pin and analog ground pin is advisable for optimum performance.




Figure 4. Typical Ground Layout for DAS1157/DAS1158/DAS1159

Application Specific Integrated Circuits

Analog Devices offers a full spectrum of capabilities in application-specific integrated circuits (ASICs). These chip-level systems can implement designs with 12-bit accuracy and 16-bit resolution that formerly required board-level solutions.


Analog Devices can incorporate most of the functions of its standard monolithic parts in full-custom and semicustom ICs. Full-custom parts optimize performance and space requirements, while cell-based semicustom parts reduce development time and engineering expense. Development costs can be cut further by tailoring a generic predefined system-on-a-chip to your application.

Analog's experienced design engineers work with powerful computer-aided design tools to design and lay out your circuit. Design centers are currently in Massachusetts, California and England.

Multiple locations for fabrication, assembly, and testing ensure a ready supply of production parts. Products can be processed in full MIL-38510 certified facilities.

DESIGN EXAMPLES

Analog Devices has created a variety of customer-specific and function-specific ASIC parts. Described here are two examples, a custom chip set and a semicustom chip.




AD75004 Quad DAC

This circuit contains four separate 12-bit D/A converters with amplifiers for voltage output and an on-board reference. Double-buffering latches interface with an 8-bit parallel bus and permit updating of all four channels individually or simultaneously.

AD75003 Data Acquisition System

This DAS converts analog signals on 8 input channels to 12-bit values and interfaces via an 8-bit parallel bus. The chip integrates

an 8-channel multiplexer, programmable-gain amplifier, sample-and-hold, and 12-bit A/D converter with internal voltage reference.




Derivative Circuits

The circuits outlined above can be modified to suit a specific customer's application. One such device is a serial-interface DAS. The AD75003 design was altered to have programmable gains of 1 to 20 instead of 1 to 16, and a serial UART instead of an 8-bit parallel interface. In addition to the AD75003 functions, this part contains a precision instrumentation amplifier, a programmable line-frequency notch filter, a 7-bit trim DAC, and a temperature sensor.

Modem Chip Set

Library cells can be combined to form macro building blocks for high-speed modems. This two-chip design concept filters and converts data to interface a digital signal processor with the analog circuitry of a 9600-baud modem. On one chip, the received signal passes through an anti-aliasing filter, sample-and-hold, 12-bit A/D converter, 8th-order digital filter and decimation. On the other chip, transmit data is 8x oversampled, then goes to an 8th-order filter, a 12-bit DAC and an active reconstruction filter.


HIGH-SPEED MODEM CHIP SET



Transversal Filter Element

This design implements 5 taps of a finite-impulse response filter. Each tap comprises an 8-bit DAC and a multiplier, which handle signals up to 40MHz. A parallel interface sets the tap weights.

TRANSVERSAL FILTER ELEMENT



HIGH-PERFORMANCE PROCESSES

Analog Devices' semicustom and custom circuits are fabricated using the same high-performance processes as our standard ICs. These technologies include two mixed bipolar-CMOS processes, a high-voltage CMOS process, and high-speed and low-power bipolar processes. These processes can include thin-film resistors, which may be laser trimmed for precise matching and stable performance over a wide temperature range.

The BiMOS II and Linear-Compatible CMOS (LC²MOS) processes combine bipolar and CMOS devices on one chip. Functional density is an order of magnitude greater than previous mixed-signal processes; over 20,000 devices can be placed on a single chip. Bipolar transistors provide low-noise, low-offset input stages and high-power output stages. The CMOS devices offer high input impedance, and make dense logic and good switches for data converters and switched-capacitor filters. LC²MOS also provides a JFET for very low input noise.

The bipolar-CMOS processes operate on supply voltages ranging from single +5 volts to split $\pm 15V$, with signal levels ranging from single-ended +3V to $\pm 10V$. These processes are ideally suited for applications in data acquisition, instrumentation, industrial automation and telecommunications.

The High-Voltage Switch (HVS) process provides quality analog switches that can operate with supply voltages up to ± 22 volts. It can combine switches and multiplexers with CMOS logic.

The Flash bipolar process makes high-speed linear signal processing, data conversion, and ECL logic functions on one chip. Signal levels are ± 4 volts with $\pm 5V$ supplies or +10V with a +12V supply. Applications include disk-drive read/write circuitry and high-speed telecommunications equipment.

The Complementary Bipolar (CB) process features high-speed PNP and NPN devices for precision, low-power linear applications. It also offers low-noise buried-Zener references and dual-gate JFETs. CB runs on +5V to $\pm 15V$ supplies.

The table below summarizes the processes available for designing ASICs. Other processes in development will offer even higher speed, denser logic and higher integration of analog and digital functions.

ANALOG DEVICES HIGH-PERFORMANCE PROCESSES FOR ASICs

Process	Power	Signal	Features
BiMOS II	$\pm 12V$	$\pm 5V$	Wide Variety of Precision Linear and Digital Functions
LC ² MOS	+5 to ± 15	± 3 to ± 10	Wide Variety of Precision Linear and Digital Functions
HVS	+5 to ± 22	+2 to ± 18	High-Voltage Switches, Muxes and Logic Functions
Flash	± 5 or +12	± 4 or +10	High-Speed Linear and Digital Functions
CB	+5 to ± 15	+2 to ± 10	High-Speed, Low-Power Linear Functions

CELL LIBRARIES

Cell libraries for the bipolar-CMOS processes are described below. These libraries are growing with the development of new processes, macrocells and cells. Many new catalog parts will also be available as cells. Your local sales office can give you current information on the cell libraries and available generic circuits.

Operational amplifiers are available in bipolar and CMOS configurations. Representative bipolar opamp cells have performance characteristics similar to an AD OP-27 and a slew-enhanced AD741. The LC²MOS process offers JFET op amps, including an AD544 equivalent.

Instrumentation amplifiers with performance comparable to the AD521 and AD524 are available. Comparators suitable for 12-bit-accurate applications are available. Linear comparators have response times down to 100 nanoseconds and strobed comparators have setup/access times down to 50 nanoseconds.

Digital-to-analog converters range in resolution from 8 to 14 bits, and include a cell similar to the AD667. Analog-to-digital converters vary from 8 to 12 bits in resolution, and include cells equivalent to the AD7572 and AD574. One half-flash ADC cell converts to 8-bit accuracy in 500 nanoseconds, and one successive approximation-cell converts to 12 bits in 5 microseconds.

Support cells include sample-and-hold amplifiers with performance comparable to the AD585, low-voltage bandgap references comparable to the AD584 and low-noise buried-Zener references.

RC active filters and programmable switched-capacitor filters are available with specifications in these ranges:

Topology: all classical filter types

Frequency Range: 200Hz to 20kHz (switched-cap)

Number of Sections: up to 10th-order (switched-cap) or 4th-order (RC)


Signal/Noise and THD: >72dB, compatible with 12-bit data acquisition.

Logic cells include gates, counters, registers, PLA, RAM and ROM. Interface cells include 8- and 16-bit parallel I/O ports and UARTs.


DESIGN AND LAYOUT

Analog Devices engineers are available to design your integrated circuit, drawing on their years of experience and using powerful computer-aided design (CAD) tools. These comprehensive CAD tools help design, simulate and lay out the circuit and aid in generating test programs.

The following figure shows the standard design cycle, which begins with schematic entry. After logic and initial electrical simulation, the designer uses the graphics editor to lay out the circuit. Parasitics and other data are extracted from the layout and circuit operation is simulated again. Finally, the system checks that the layout follows process design rules and matches the schematic.



In addition to using these commercial CAD tools, Analog Devices has developed a proprietary compiler for mixed-signal IC design, called JANUS. By integrating all design functions into one environment with a common database, JANUS reduces design time by an order of magnitude.



To speed schematic entry, the designer selects devices, cells and macrocells from comprehensive menus. Device generators allow the designer to specify devices for maximum performance and minimum size. Analog, logic and functional simulators verify the performance of individual cells and the overall chip design. Placement and routing algorithms complete circuit layouts automatically, yet allow interaction with the designer to handle special cases. When placing devices, JANUS considers thermal and electrical matching as well as die area. An expert system optimizes routing to minimize interconnect length and number of vias. Post-layout simulation comprehends the parasitics of the final routing and is more accurate than the initial simulation.

Future goals for JANUS include automatically generating programs for production trim and test of analog/digital ICs.

TEST AND TRIM

Analog Devices has over 20 years of experience in testing complex circuits and manufactures commercial test systems for precision linear ICs. In each fabrication facility, a computer network integrates Analog Devices, Teradyne and LTX test equipment. The design, wafer probe and test areas share data on the network for statistical analysis and device modelling.

All Analog Devices ASICs are tested at the wafer level, and most are laser-wafer trimmed to achieve high accuracy. Untrimmed thin-film resistors match within 1% to 0.1%, depending on area. Trimmed resistors can match to better than 0.01%. Wafers may be laser-drift trimmed with a hot-chuck probe to minimize the effects of temperature on accuracy.

After packaging, all parts are tested to assure that they meet guaranteed specifications. Environmental handlers can verify parts at multiple temperatures. Burn-in is performed as specified by the customer.

PACKAGING

Analog Devices ICs are available in most modern package types, including high-pin-count and surface-mount varieties. ASICs may be assembled in any of Analog Devices' standard packages, listed below. This list is constantly expanded and other packages may be used if they are suitable for high-performance applications.

Available Packages


- Pin-grid array (PGA): 68 to 144 pins
- Leadless ceramic chip carrier (LCC): 20 to 68 pins
- Plastic leaded chip carrier (PLCC): 20 to 44 pins
- Plastic dual in-line package (DIP): 14 to 64 pins
- Side-brazed DIP: 14 to 64 pins
- Frit-seal DIP (Cerdip): 14 to 28 pins
- Small outline (SO): 14 and 16 pins

PROGRAM RESPONSIBILITIES AND INTERFACES

The following chart shows the major phases in developing an ASIC, and responsibilities during each phase. The overall development time depends on the complexity of the circuit and on how custom the design is.

Your Analog Devices Sales Engineer is your first interface for ASIC development. Your local sales office can provide further information on Analog Devices' custom/semicustom capabilities.

PROGRAM RESPONSIBILITIES AND INTERFACES



Power Supplies

Modular AC/DC Power Supplies

GENERAL DESCRIPTION

Analog Devices offers a broad line of modular ac/dc power supplies that provide both OEMs and designers a reliable, easy to use, low-cost solution to their power requirements. Models are available in PC mountable and chassis mountable designs with 5 volt to 15 volt (single, dual, triple) outputs and current ratings from 25mA to 3 amps. Since these modular supplies are fully encapsulated, no trimming or external component selection is necessary; simply mount the unit, connect power and output leads, and you're on the air! Most Analog Devices' power supplies are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

AC/DC POWER SUPPLY FEATURES

- Current Limit Short Circuit Protection
- PC Mounted and Chassis Mounted Versions
- Single (+5V), Dual ($\pm 12V$, $\pm 15V$), and Triple ($\pm 15V/+5V$, $\pm 15V/+1V$ to $+15V$) Output Supplies
- Current Outputs:
25mA to 1000mA for Dual and Triple Output Supplies
250mA to 3000mA for Single Output Supplies
- Wide Input Voltage Range
- Low Output Ripple and Noise
- Excellent Line & Load Regulation Characteristics
- High Temperature Stability
- Free-Air Convection Cooling; No External Heat Sink Required

GENERAL SPECIFICATIONS

Power Requirements

Input Voltage Range: 105V ac to 125V ac
Frequency: 50Hz to 250Hz

Electrical Specifications

Temperature Coefficient: 0.02%/°C
Output Voltage Accuracy: $\pm 2\%$, max
See Specification Table
Breakdown Voltage: 500V rms, min
Isolation Resistance: 50M Ω
Short Circuit Protection: All ac/dc power supplies employ current limiting. They can withstand substantial overload including direct short. Prolonged operation should be avoided since excessive temperature rises will occur.

Environmental Requirements

Operating Temperature Range: -25°C to $+71^{\circ}\text{C}$
Storage Temperature Range: -25°C to $+85^{\circ}\text{C}$

SPECIFICATIONS – Typical @ $+25^{\circ}\text{C}$ and 115V ac 60Hz unless otherwise noted*

Type	Model	Output Voltage Volts	Output Current mA	Line Reg. max %	Load Reg. max %	Output Voltage Error max	Ripple & Noise mV rms max	Dimensions Inches	
PC Board Mounted	904	± 15	± 50	0.02	0.02	$\pm 200\text{mV}$ –0mV	0.5	$3.5 \times 2.5 \times 0.875$	
	902	± 15	± 100	0.02	0.02	$\pm 300\text{mV}$ –0mV	0.5	$3.5 \times 2.5 \times 1.25$	
	902-2	± 15	± 100	0.02	0.02	$\pm 300\text{mV}$ –0mV	0.5	$3.5 \times 2.5 \times 0.875$	
	920	± 15	± 200	0.02	0.02	$\pm 300\text{mV}$ –0mV	0.5	$3.5 \times 2.5 \times 1.25$	
	925	± 15	± 350	0.02	0.02	$\pm 1\%$	0.5	$3.5 \times 2.5 \times 1.62$	
	921	± 12	± 240	0.02	0.02	$\pm 300\text{mV}$ –0mV	0.5	$3.5 \times 2.5 \times 1.25$	
	Chassis Mounted	905	5	1000	0.02	0.05	$\pm 1\%$	1	$3.5 \times 2.5 \times 1.25$
		922	5	2000	0.02	0.05	$\pm 1\%$	1	$3.5 \times 2.5 \times 1.62$
		928	5	3000	0.05	0.10	$\pm 2\%$	5 (typ)	$3.5 \times 2.5 \times 1.25$
		Dual Output	923	± 15	± 100	0.02	0.02	$\pm 1\%$	0.5
			+5	500	0.02	0.05	$\pm 1\%$	0.5	
927			± 15	± 150	0.02	0.02	$\pm 2\%$	0.5 (typ)	$3.5 \times 2.5 \times 1.62$
			+5	1000	0.02	0.10	$\pm 2\%$	1.0 (typ)	
2B35J			± 15	± 65	0.08	0.1	(–0, +300mV)	0.5	$3.5 \times 2.5 \times 1.25$
			+1 to +15**	125	0.08	0.1		0.25	
Triple Output		2B35K	± 15	± 65	0.01	0.02	(–0, +300mV)	0.5	$3.5 \times 2.5 \times 1.25$
		+1 to +15**	125	0.01	0.02		0.25		
	952	± 15	± 100	0.05	0.05	$\pm 2\%$	1	$4.4 \times 2.7 \times 1.44$	
	970	± 15	± 200	0.05	0.05	$\pm 2\%$	1	$4.4 \times 2.7 \times 1.44$	
Dual Output	973	± 15	± 350	0.05	0.05	$\pm 2\%$	1	$4.4 \times 2.7 \times 2.00$	
	975	± 15	± 500	0.05	0.05	$\pm 2\%$	1	$4.4 \times 2.7 \times 2.00$	
	955	5	1000	0.05	0.15	$\pm 2\%$	2	$4.4 \times 2.7 \times 1.44$	
	976	5	3000	0.05	0.10	$\pm 2\%$	5 (typ)	$4.75 \times 2.7 \times 2.00$	
Single Output	972	± 15	± 150	0.02	0.02	$\pm 2\%$	0.5 (typ)	$4.75 \times 2.7 \times 1.45$	
		+5	300	0.02	0.10	$\pm 2\%$	1.0 (typ)		
	974	± 15	± 150	0.02	0.02	$\pm 2\%$	0.5 (typ)	$4.75 \times 2.7 \times 1.45$	
		+5	1000	0.02	0.10	$\pm 2\%$	1.0 (typ)		

*Consult Analog Devices Power Supply Catalog for additional information.
**Resistor programmable.

Specifications subject to change without notice.

Modular DC/DC Converters

GENERAL DESCRIPTION

Analog Devices' line of compact dc/dc converters offer system designers a means of supplying a reliable, easy to use, low-cost solution to a variety of floating (analog and digital) power applications. These devices provide high accuracy, short circuit protected, regulated outputs with very low output noise and ripple characteristics.

Fourteen models are offered in five power levels of 1 watt, 1.8 watts, 4.5 watts, 6 watts and 12 watts. Input voltage versions include 5 volt, 12 volt, 24 volt and 28 volt with output ranges as follows: +5 volt, ± 12 volts and ± 15 volts at ± 60 mA to 1000mA output current capability.

Most models are high efficiency (typically over 60% at full load) and feature complete 6-sided continuous shielding for EMI/RFI protection. A π -type input filter is contained, in some models, which virtually eliminates the effects of reflected input ripple current. Most Analog Devices' dc/dc converters are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

DC/DC POWER SUPPLY FEATURES

- Inaudible (>20kHz) converter switching frequency
- Continuous, Six-Sided EMI/RFI Shielding Except on 1 Watt and 1.8 Watt Models
- Output Short Circuit Protection (either output to common)
- Automatic Restart After Short Condition Removed
- Automatic Starting with Reverse Current Injected into Outputs
- Low Output Ripple and Noise
- High Temperature Stability
- Free Air Convection Cooling

No external heat sink or specification derating is required over the operating temperature range.

SPECIFICATIONS – Typical @ +25°C at nominal input voltage unless otherwise noted*

Model	Output Voltage Volts	Output Current mA	Input Voltage Volts	Input ¹ Voltage Range Volts	Input Current Full Load	Output Voltage Error max	Temperature Coefficient /°C max	Efficiency Full Load min	Dimensions Inches
943	5	1000	5	4.75/5.25	1.52A	$\pm 1\%$	$\pm 0.02\%$	62%	2.0 × 2.0 × 0.38
958	5	100	5	4.5/5.5	200mA	$\pm 5\%$	$\pm 0.01\%$ (typ)	50%	1.25 × 0.8 × 0.4
941	± 12	± 150	5	4.75/5.25	1.17A	$\pm 1\%$	$\pm 0.01\%$	58%	2.0 × 2.0 × 0.38
960	± 12	± 40	5	4.5/5.5	384mA	$\pm 5\%$	$\pm 0.01\%$ (typ)	50%	1.25 × 0.8 × 0.4
962	± 15	± 33	5	4.5/5.5	396mA	$\pm 5\%$	$\pm 0.01\%$ (typ)	50%	1.25 × 0.8 × 0.4
964	± 15	± 33	12	10.8/13.2	165mA	$\pm 5\%$	$\pm 0.01\%$ (typ)	50%	1.25 × 0.8 × 0.4
965	± 15	± 190	5	4.65/5.5	1.7A	$\pm 1\%$	$\pm 0.005\%$ (typ)	62% (typ)	2.0 × 2.0 × 0.38
966	± 15	± 190	12	11.2/13.2	710mA	$\pm 1\%$	$\pm 0.005\%$ (typ)	62% (typ)	2.0 × 2.0 × 0.38
967	± 15	± 190	24	22.3/26.4	350mA	$\pm 1\%$	$\pm 0.005\%$ (typ)	62% (typ)	2.0 × 2.0 × 0.38
949	± 15	$\pm 60^{**}$	5	4.65/5.5	0.6A	$\pm 2\%$	$\pm 0.03\%$	58%	2.0 × 1.0 × 0.375
940	± 15	± 150	5	4.75/5.25	1.35A	$\pm 1\%$	$\pm 0.01\%$	62%	2.0 × 2.0 × 0.38
953	± 15	± 150	12	11/13	0.6A	$\pm 0.5\%$	$\pm 0.01\%$	62%	2.0 × 2.0 × 0.38
945	± 15	± 150	28	23/31	250mA	$\pm 0.5\%$	$\pm 0.01\%$	61%	2.0 × 2.0 × 0.38
951	± 15	± 410	5	4.65/5.5	3.7A	$\pm 0.5\%$	$\pm 0.01\%$	62%	3.5 × 2.5 × 0.88

NOTES

¹Models 940 and 941 will deliver up to 120mA output current (and model 943 will deliver up to 600mA) over an input voltage range of 4.65V dc and 5.5V dc.

*Consult Analog Devices Power Supply Catalog for additional information.

**Single-ended or unbalanced operation is permissible such that total output current load does not exceed a total of 120mA.

Specifications subject to change without notice.

GENERAL SPECIFICATIONS FOR 1W AND 1.8W MODELS

Line Regulation—full range: $\pm 0.3\%$ ($\pm 1\%$ max, 949)

Load Regulation—no load to full load: $\pm 0.4\%$ ($\pm 0.5\%$ max, 949)

Output Noise and Ripple: 20mV p-p (with 15 μ F tantalum capacitor across each output) (2mV rms max, 949)

Breakdown Voltage: 300V dc min (500V dc min, 949)

Input Filter Type: π

Operating Temperature Range: -25°C to $+71^{\circ}\text{C}$

Storage Temperature Range: -40°C to $+125^{\circ}\text{C}$ ($+100^{\circ}\text{C}$, 949)

Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at 150%–200% of the dc/dc converter's full load input current.

GENERAL SPECIFICATIONS FOR 4.5W, 6W, 12W MODELS

Line Regulation—full range: $\pm 0.07\%$ max ($\pm 0.02\%$ max, 951, 960 series) ($\pm 0.1\%$ max, 943)

Load Regulation—no load to full load: $\pm 0.07\%$ max ($\pm 0.02\%$ max, 951, 960 series) ($\pm 0.1\%$ max, 943)

Output Noise and Ripple: 1mV rms max

Breakdown Voltage: 500V dc min


Input Filter Type: π

Operating Temperature Range: -25°C to $+71^{\circ}\text{C}$

Storage Temperature Range: -40°C to $+125^{\circ}\text{C}$

Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at 150%–200% of the dc/dc converter's full load input current.

LTS-2020 Component Test Systems



THE LTS CONCEPT

The LTS-2020 is a versatile component test system which tests a multitude of components to the manufacturer's specifications (linear, digital, data conversion and discrete devices). The system offers such features as RS-232 ports for networking, IEEE for compatibility with handlers and probers, dual disk drives for mass storage of data, automatic self calibration, and a full statistical analysis software package.

The LTS-2020 provides several data output formats - datalog, yield analysis and statistical analysis. The console provides the primary measurement and control functions to test a specific class of devices. The socket assembly is the mechanical and electronic interface for the family board and the DUT board. The DUT board plugs directly into the socket assembly and contains the circuitry and socket, specific to the actual device under test.

Analog Devices' component test systems are the first benchtop testers that are programmable in BASIC and fill-in-the-blanks CREATE. CREATE is menu-driven software which prompts the user for data sheet limits and conditions, then builds a completed test program for the specified device. Turnkey program libraries are available for each of the device families.

Far more than just comprehensive production testers, these test systems can handle complex engineering analysis and incoming inspection. They are the first systems that can provide all the capabilities of today's large centralized test systems at a price that is approximately one-third the cost. The LTS-2020 not only provides the flexibility of distributed or decentralized testing, it allows for cost effective multiple system purchases. They increase overall test reliability, since the threat of a single big failure is eliminated in a distributed testing environment.

12

LTS-2020 CONSOLE SPECIFICATIONS

Voltage Measurement Range
± 10V

Current Measurement Range
10mA to +150mA
-150mA to +10mA
-1.0mA to +1.0mA
-10mA to +10mA

Voltage Forcing Range
0 to +20V
0 to -20V
0 to +10V
-10V to +10V

Operating Voltage Range
105V to 125V ac @ 50Hz to 60Hz
210V to 250V ac @ 50Hz to 60Hz

System Reference Stability
10V ± 25 ppm/1000hrs. noncumulative

Current Range
HI Z

Voltage Range
0 to +20V
0 to -20V
0 to +10V
± 10V

Current Range
-10mA to +150mA
-150mA to +10mA
-1.0mA to +1.0mA
-10mA to +10mA

Resolution
10µV

Resolution
2µA
2µA
0.2µA
0.1µA

Resolution
100mV
100mV
50mV
1mV

Accuracy
± (0.0015% + 150µV)

Accuracy
± (2.5% + 100µA/V + 15µA)
± (2.5% + 100µA/V + 15µA)
± (0.5% + 10µA)
± (0.5% + 10µA)

Accuracy
± 50mV
± 50mV
± 25mV
± 500µV

Console Dimensions
W 19in. × D 26in. (66cm.) × H 12in. (31cm.)
Wt. 75lbs. (39Kgs.)

Operating Temperature Range
0 to +40°C, +32°F to 104°F

LTS-2020 Test Capabilities

LINEAR DEVICE TEST CAPABILITY

The LTS-2101 Operational Amplifier Family Board tests today's very demanding high precision op amps, comparators and regulators. This board houses the test loop used in testing op amps and comparators and the pulse load circuitry used in developing the high currents needed for voltage regulator testing.

For testing devices under $100\mu\text{V}$, the LTS-2101 offers a tight offset spec of $\pm(0.25\% + 5\mu\text{V})$. Use of low thermal Emf relays and a test loop gain of 10,045 ensures superior low level V_{OS} measurement performance for optimum repeatability of low level signals.

Testing of low current devices is achieved with the LTS-0614 Socket Assembly which is designed to test bias and offset currents with an accuracy of $\pm(5\% + 25\text{fA})$ for any FET amplifier, including quad devices. Program libraries containing prewritten test programs for many standard op amps, comparators and regulators are available on disk.

ANALOG-TO-DIGITAL TEST CAPABILITY

The LTS-2200 ADC Family Board provides the test circuitry required for testing monolithic, hybrid or modular ADCs. An on-board 16-bit microprocessor with 8K bytes of memory acts as a slave for the system console and executes preprogrammed test routines such as linearity, all codes existence, transition noise measurements and conversion time measurements at high speed. Absolute accuracy can be measured within $200\mu\text{V}$. Linearity, differential nonlinearity, offset, gain and PSSR are tested to $\pm .05$ DUT LSB $+ 200\mu\text{V}$. Turnkey test packages are available for many of the standard ADCs currently in use.

DIGITAL-TO-ANALOG TEST CAPABILITY

The LTS-2302 DAC Family Board utilizes advanced state of the art test techniques to provide comprehensive test capabilities for a wide variety of D/A converters. It will test both voltage and current output DACs, DACs with and without buffer registers and serial or parallel input DACs to 16-bit accuracy.

High repeatability on low level signals is achieved because of the grounding scheme on the LTS-2302. The incorporation of high level components in the V/I circuits ensures true accuracy. In addition, the methodology for measuring low bit currents allows appropriate testing of this parameter on CMOS DACs.

Output leakage current on the LTS-2302 is measured with the bit drivers to the DAC set to logic 0. Current is measured using the I to V converter. A $1\text{m}\Omega$ resistor within the I to V circuitry ensures sensitivity, thereby measuring current down to $\pm 1\mu\text{A}$ full scale.

DIGITAL DEVICE TEST CAPABILITY

The LTS-2510 Digital Device Family Board provides 24 pin driver/detectors and a precision, four quadrant V/I source for testing SSI/MSI TTL and CMOS digital devices. This board contains four programmable device supplies and switching circuitry necessary for performing accurate parametric measurements on all device pins.

Together with the LTS-0655 remote ac test fixture, dynamic parametric testing of 24-pin SSI/MSI TTL digital devices can be achieved. Accuracies are achieved down to $\pm 4\% + 1.5\text{ns}$ at a resolution of 500ps. Dynamic parameters tested are propagation delay, setup and hold times.

DISCRETE DEVICE TEST CAPABILITY

The LTS-2600 Transistor Family Board tests bipolar transistors, JFETs, diodes and optocouplers. An on-board 16-bit microprocessor with 4K bytes of memory acts as a slave for the LTS system and coordinates the timing and pulse width control of the stimulus and measurement signals. In addition, the microprocessor monitors the interlock circuitry to insure safe handling of high power test signals.

MOSFET software packages support the testing of N and P channel enhancement mode and N channel depletion mode devices. Tests which may be performed on MOSFET devices include I_{dss} , I_{gss} , I_{gssf} , I_{gssr} , I_d (off), I_d (on), $B V_{dss}$, $B V_{gss}$, $B V_{gssf}$, $B V_{gssr}$, V_{ds} (on), V_{gs} (th), V_{gsoff} , V_{sd} , R_{ds} (on) and G_{sf} .

ANALOG SWITCH TEST CAPABILITY

The LTS-2700 Analog Switch Family Board adds switch and multiplexer testing capability to the LTS-2020. This test capability, with CREATE software allows datalogged device testing at the incoming inspection and semiconductor manufacturing levels and includes software power for use in component evaluation applications.

The LTS-2700 tests on and off drain to source leakage currents with an accuracy of 250pA, while forcing differential voltages up to 50V ($\pm 25\text{V}$ from GND). Other tests performed are drain to source on resistance, greatest change in drain-source on resistance between channels, digital input current and supply current.

Twenty high integrity analog lines are provided - 4 to be used as drain connections and 16 for source connections. Also provided are 8 programmable digital drivers, 4 digital control bits, 6 variable power supplies and 1 fixed +5V supply. These combinations of sources provide testing of devices such as 4-channel switches, 16 to 1 multiplexers and other combinations of switches and multiplexers.

Package Information Contents

ADILETTER DESIGNATOR	DESCRIPTION	PAGE
Side Brazed DIP (Ceramic)		
D-14	14 Lead	13 - 2
D-16	16 Lead	13 - 3
D-18	18 Lead	13 - 4
D-20	20 Lead	13 - 5
D-22	22 Lead	13 - 6
D-24	24 Lead	13 - 7
D-24A	24 Lead (Single Width)	13 - 8
D-28	28 Lead	13 - 9
D-40	40 Lead	13 - 10

Side Brazed DIP for Hybrids (Ceramic)		
DH-24A	24 Lead	13 - 11
DH-24C	24 Lead (Large Cavity)	13 - 12
DH-28	28 Lead (Large Cavity)	13 - 13
DH-32B	32 Lead ("Skinny")	13 - 14
DH-32C	32 Lead (Small Cavity)	13 - 15
DH-32D	32 Lead (Medium Cavity)	13 - 16

Bottom Brazed DIP (Ceramic)		
DH-14A	14 Lead	13 - 17
DH-24B	24 Lead	13 - 18
DH-28A	28 Lead	13 - 19
DH-32E	32 Lead	13 - 20

Metal Platform DIP		
DH-14B	14 Lead	13 - 21
DH-16B	16 Lead	13 - 22
DH-24D	24 Lead	13 - 23
DH-28B	28 Lead	13 - 24
DH-32A	32 Lead	13 - 25
M-24A	24 Lead	13 - 26
M-32	32 Lead	13 - 27
M-40	40 Lead	13 - 28
M-46	46 Lead	13 - 29

Leadless Chip Carrier (Ceramic)		
E-20A	20 Terminal	13 - 30
E-28A	28 Terminal	13 - 31
E-44A	44 Terminal	13 - 32

Metal Can		
H-02A	2 Lead	13 - 33
H-03A	3 Lead (TO-52)	13 - 34
H-03B	3 Lead (TO-5 Style)	13 - 35
H-08A	8 Lead (TO-99)	13 - 36
H-08B	8 Lead (TO-99 Style)	13 - 37
H-10A	10 Lead (TO-100)	13 - 38

ADILETTER DESIGNATOR	DESCRIPTION	PAGE
Plastic DIP		
N-8	8 Lead	13 - 39
N-14	14 Lead	13 - 40
N-16	16 Lead	13 - 41
N-18	18 Lead	13 - 42
N-20	20 Lead	13 - 43
N-24	24 Lead	13 - 44
N-24A	24 Lead (Double Width)	13 - 45
N-28	28 Lead	13 - 46


Plastic Leaded Chip Carrier (PLCC)		
P-20A	20 Lead	13 - 47
P-28A	28 Lead	13 - 48

Cerdip		
Q-8	8 Lead	13 - 49
Q-14	14 Lead	13 - 50
Q-16	16 Lead	13 - 51
Q-18	18 Lead	13 - 52
Q-20	20 Lead	13 - 53
Q-24	24 Lead	13 - 54
Q-28	20 Lead	13 - 55

Small Outline (SOIC)		
R-8	8 Lead	13 - 56

Package Outline Dimensions

D-14
14-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		0.785		19.94	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twelve spaces.

D-16
16-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		0.840		21.34	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Fourteen spaces.

D-18
18-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		0.960		24.38	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads – increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Sixteen spaces.

D-20
20-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		1.060		26.92	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads – increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Eighteen spaces.

D-22
22-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		1.111		28.22	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twenty spaces.

D-24
24-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		1.290		32.77	4
E	0.500	0.610	12.70	15.49	4
E ₁	0.590	0.620	14.99	15.75	
e	0.090	0.110	2.29	2.79	7
L	0.120	0.200	3.05	5.08	
L ₁	0.150		3.81		
Q	0.015	0.075	0.38	1.91	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads – increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twenty-two spaces.

D-24A
24-Lead Side Brazed Ceramic DIP (Single Width)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		1.280		32.51	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads – increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twenty-two spaces.

D-28
28-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.026	0.36	0.66	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.018	0.20	0.46	6
D		1.490		37.85	4
E	0.500	0.610	12.70	15.49	4
E ₁	0.590	0.620	14.99	15.75	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.100		2.54	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads – increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twenty-six spaces.

D-40
40-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
c	0.008	0.015	0.20	0.38	6
D		2.096		53.24	4
E	0.590	0.620	12.95	15.75	4
E ₁	0.520	0.630	13.21	16.00	
e	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Thirty-eight spaces.

DH-24A
24-Lead Size Brazed Ceramic DIP for Hybrid




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
c	0.008	0.015	0.20	0.38	
D		1.212		29.69	
E	0.580	0.600	14.21	14.70	
E ₁	0.590	0.620	14.99	15.75	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.120	0.200	3.05	5.08	
L ₁	0.180		4.57		
Q	0.015	0.075	0.38	1.91	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Twenty-two spaces.

DH-24C
24-Lead Side Brazed Ceramic DIP for Hybrid (Large Cavity)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.245		6.22	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
c	0.008	0.015	0.20	0.38	
D		1.270		31.11	
E	0.585	0.610	14.33	15.49	
E ₁	0.590	0.620	14.99	15.75	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.120	0.200	3.05	5.08	
L ₁	0.180		4.57		
Q	0.015	0.075	0.38	1.91	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Twenty-two spaces.

DH-28
28-Lead Side Brazed Ceramic DIP for Hybrid (Large Cavity)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
c	0.008	0.015	0.20	0.38	
D		1.414		34.64	
E	0.580	0.610	14.73	15.49	
E ₁	0.590	0.620	14.99	15.75	6
e	0.100 BSC		2.54 BSC		4,7
L	0.120	0.200	3.05	5.08	
L ₁	0.180		4.57		
Q	0.015	0.075	0.38	1.91	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Twenty-six spaces.

DH-32B
32-Lead Side Brazed Ceramic DIP for Hybrid (“Skinny”)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.280		7.11	
b	0.016	0.020	0.41	0.51	
b ₁	0.035	0.045	0.89	1.14	2
c	0.009	0.012	0.23	0.31	
D	1.584	1.640	40.64	41.66	
E	0.580	0.605	14.73	15.24	
E ₁	0.590	0.610	14.99	15.49	6
e	0.100 BSC		2.54 BSC		4,7
L	0.125	0.200	3.18	5.08	
L ₁	0.180		4.57		
Q	0.015	0.060	1.02	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Thirty spaces.

DH-32C
32-Lead Side Brazed Ceramic DIP for Hybrid (Small Cavity)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.280		7.11	
b	0.016	0.020	0.41	0.51	
b ₁	0.035	0.055	0.89	1.40	2
c	0.009	0.012	0.23	0.31	
D		1.620		41.14	
E	0.870	0.910	22.10	23.11	
E ₁	0.890	0.930	22.61	23.62	6
e	0.100 BSC		2.54 BSC		4,7
L	0.150	0.180	3.81	4.57	
L ₁	0.190	0.230	4.83	5.84	
Q	0.015	0.060	1.02	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Thirty spaces.

DH-32D
32-Lead Side Brazed Ceramic DIP for Hybrid (Medium Cavity)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.280		7.11	
b	0.016	0.020	0.41	0.51	
b ₁	0.035	0.055	0.89	1.40	2
c	0.009	0.012	0.23	0.31	
D		1.616		39.59	
E	0.870	0.910	22.10	23.11	
E ₁	0.890	0.930	22.61	23.62	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.125	0.200	3.18	5.08	
L ₁	0.180		4.57		
Q	0.015	0.060	1.02	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Thirty spaces.

DH-14A
14-Lead Bottom Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.220		5.59	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
c	0.008	0.015	0.20	0.38	
D		0.805		20.45	
E	0.480	0.505	12.19	12.83	
E ₁	0.290	0.320	7.37	8.13	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.125	0.200	3.18	5.08	
L ₁	0.180		4.57		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Twelve spaces.

DH-24B
24-Lead Bottom Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
c	0.008	0.015	0.20	0.38	
D		1.320		33.53	
E	0.770	0.810	19.56	20.57	
E ₁	0.550	0.620	14.99	15.75	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.120	0.200	3.05	5.08	
L ₁	0.180		4.57		
Q	0.015	0.075	0.38	1.91	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Twenty-two spaces.

DH-28A
28-Lead Bottom Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
c	0.008	0.015	0.20	0.38	
D		1.575		40.00	
E	0.770	0.810	19.56	20.57	
E ₁	0.550	0.620	14.99	15.75	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.120	0.200	3.05	5.08	
L ₁	0.180		4.57		
Q	0.015	0.075	0.38	1.91	3
S		0.137		3.48	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The base pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of all the leads.
7. Twenty-six spaces.

DH-32E
32-Lead Bottom Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
c	0.008	0.015	0.20	0.38	
D		1.750		44.31	
E	1.075	1.105	27.31	28.07	
E ₁	0.850	0.920	21.59	23.37	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.120	0.200	3.05	5.08	
L ₁	0.180		4.57		
Q	0.015	0.075	0.38	1.91	3
S		0.120		3.05	5
S ₁	0.005		0.13		5

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E₁ shall be measured at the centerline of the leads.
7. Thirty spaces.

DH-14B
14-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
ϕb	0.014	0.023	0.36	0.58	2
D		0.885		22.48	
E	0.490	0.520	12.45	13.21	
E_1	0.295	0.305	7.49	7.75	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.140	0.200	3.56	5.08	
L_1	0.160		4.57		
Q	0.015	0.075	0.38	1.91	3

NOTES

1. Index area; a square corner or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b_1 may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E_1 shall be measured at the centerline of the leads.
7. Twelve spaces.

DH-16B
16-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.175	0.215	4.45	5.46	
ϕb	0.016	0.020	0.41	0.51	
D	0.960	0.985	24.40	25.00	
E	0.490	0.520	12.45	13.21	
E_1	0.295	0.305	7.49	7.75	4
e	0.095	0.105	2.41	2.67	5
L_1	0.160	0.255	4.06	6.48	

NOTES

1. Index area; a square corner or a lead one identification mark is located adjacent to lead one.
2. Pin 6 is electrically connected to the case.
3. Case has metal bottom surface.
4. E_1 shall be measured at the centerline of the leads.
5. Fourteen spaces.

DH-24D
24-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.250		6.35	
ϕb	0.016	0.020	0.41	0.51	
D		1.385		35.18	
E		0.810		20.57	
E_1	0.590	0.610	15.00	15.50	3
e	0.100 BSC		2.54 BSC		2
L_1	0.140	0.210	3.56	5.33	

NOTES

1. Index area; a colored bead or identification mark is located at lead one.
2. The basic pin spacing is 0.100" (2.54mm) between centerlines.
3. E_1 shall be measured at the centerline of the leads.

DH-28B
28-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.185	0.205	4.70	5.21	
ϕb	0.016	0.020	0.41	0.51	
D	1.555	1.585	39.50	40.26	
E	0.785	0.805	19.93	20.48	
E ₁	0.590	0.610	15.00	15.50	4
e	0.100 BSC		2.54 BSC		3
L	0.140	0.210	3.56	5.33	
Q	0.020	0.030	0.51	0.76	2

NOTES

1. Index area; a colored bead or identification mark is located at lead one.
2. Dimension Q shall be measured from the seating plane to the base plane.
3. The basic spacing is 0.100" (2.54mm) between centerlines.
4. E₁ shall be measured at the centerline of the leads.

DH-32A
32-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.280		7.11	
ϕb	0.016	0.020	0.41	0.51	2
D		1.755		44.58	
E	1.125	1.155	28.58	29.34	
E_1	0.890	0.910	22.61	23.11	6
e	0.100 BSC		2.54 BSC		4, 7
L	0.140	0.210	3.56	5.33	
L_1	0.160		3.81		
Q	0.020	0.030	0.52	0.75	3

NOTES

1. Index area; a colored bead or identification mark is located at lead one.
2. The minimum limit for dimension ϕb may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. The basic pin spacing is 0.100" (2.54mm) between centerlines.
5. Applies to all four corners.
6. E_1 shall be measured at the centerline of the leads.
7. Thirty spaces.

M-24A
24-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
b	0.014	0.023	0.36	0.58	
D	1.265	1.280	32.131	32.51	
E	0.765	0.780	19.431	19.80	
E ₁	0.590	0.620	12.95	15.75	3
e	0.090	0.110	2.29	2.79	4
L ₁	0.230	0.270	5.84	6.85	
S		0.090		2.29	2

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. Applies to all four corners.
3. E₁ shall be measured at the centerline of the leads.
7. Twenty-two spaces.

M-32
32-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b		0.020		0.51	
D		1.745		44.323	
D ₁	1.494	1.506	37.948	38.252	
E		1.145		29.083	
E ₁	0.880	0.920	22.352	23.368	3
e	0.098	0.102	2.49	2.59	4
L ₁	0.240		6.09		
S	0.115	0.135	2.92	3.43	2
S ₁	0.115	0.135	2.92	3.43	2

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. Applies to all four corners.
3. E₁ shall be measured at the centerline of the leads.
4. Thirty spaces.

M-40
40-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.19		4.83	
D		2.145		54.483	
D ₁	1.894	1.906	48.108	48.412	
E		1.145		29.083	
E ₁	0.880	0.920	22.352	23.368	3
e	0.098	0.102	2.49	2.59	4
L ₁	0.240		6.09		
S	0.115	0.135	2.92	3.43	2
S ₁	0.115	0.135	2.92	3.43	2

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. Applies to all four corners.
3. E₁ shall be measured at the centerline of the leads.
4. Thirty-Eight spaces.

M-46
46-Lead Metal Platform DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.231		5.86	
b	0.016	0.020	0.410	0.510	
D		2.380		60.452	
D ₁	2.194	2.206	55.728	56.032	
E		1.580		40.132	
E ₁	1.280	1.320	32.512	33.528	3
e	0.098	0.102	2.49	2.59	4
L ₁		0.210		5.334	
S	0.080	0.100	2.032	2.54	2
S ₁	0.130	0.150	3.302	3.81	2

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. Applies to all four corners.
3. E₁ shall be measured at the centerline of the leads.
4. Forty-four spaces.

E-20A
20-Terminal Leadless Ceramic Chip Carrier




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.064	0.100	1.63	2.54	1
B ₁	0.022	0.028	0.56	0.71	
D	0.342	0.358	8.69	9.09	2
D ₁	0.075 REF		1.91 REF		
e	0.050 BSC		1.27 BSC		
j	0.020 REF		0.51		
h	0.040 REF		1.02		
L	0.045	0.055	1.14	1.40	

NOTES

1. Dimension A controls the overall package thickness.
2. Applies to all 4 sides.
3. All terminals are gold plated.

E-28A
28-Terminal Leadless Ceramic Chip Carrier




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.064	0.100	1.63	2.54	1
B ₁	0.022	0.028	0.56	0.71	
D	0.442	0.458	11.23	11.63	2
D ₁	0.075 REF		1.91 REF		
e	0.050 BSC		1.27 BSC		
j	0.020 REF		0.51		
h	0.040 REF		1.02		
L	0.045	0.055	1.14	1.40	

NOTES

1. Dimension A controls the overall package thickness.
2. Applies to all 4 sides.
3. All terminals are gold plated.

E-44A
44-Terminal Leadless Ceramic Chip Carrier





SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.064	0.100	1.63	2.54	1
B ₁	0.022	0.028	0.56	0.71	
D	0.640	0.662	16.27	16.82	2
D ₁	0.075 REF		1.91 REF		
e	0.050 BSC		1.27 BSC		
j	0.020 REF		0.51		
h	0.040 REF		1.02		
L	0.045	0.055	1.14	1.40	

NOTES

1. Dimension A controls the overall package thickness.
2. Applies to all 4 sides.
3. All terminals are gold plated.

H-02A
2-Lead Metal Can





SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.125	0.150	3.17	3.81	
ϕb	0.015	0.019	0.38	0.48	2
ϕD	0.209	0.230	5.31	5.84	
ϕD_1	0.178	0.195	4.52	4.95	
e_1	0.100 BSC		2.54 BSC		1
k	0.036	0.045	0.91	1.17	
k_1	0.028	0.048	0.71	1.22	
L	0.500	0.750	12.70	19.05	
α	45° BSC		45° BSC		1

NOTES

1. Leads having maximum diameter 0.019" (0.48mm) measured in gauging plane 0.54" (1.37mm) + 0.001" (0.03mm) - 0.000" (0.00mm) below the seating plane of the device are within 0.007" (0.18mm) of their true positions relative to the maximum-width tab.
2. All leads - increase maximum limit by 0.003" (0.08mm) when hot solder dip finish is applied.

H-03A
3-Lead Metal Can (TO-52)





SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.115	0.150	2.92	3.81	
ϕb		0.021		0.53	1, 4
ϕb_2	0.016	0.019	0.41	0.48	1, 4
ϕD	0.209	0.230	5.31	5.84	
ϕD_1	0.178	0.195	4.52	4.95	
e	0.100 T.P.		2.54 T.P.		2
e_1	0.050 T.P.		1.27 T.P.		2
F		0.030		0.76	
j	0.036	0.046	0.91	1.17	
k	0.028	0.048	0.71	1.22	3
L	0.500		12.70		1
L ₁	0.050		1.27		1
L ₂	0.250		6.35		
α	45° T. P.				

NOTES

- (Three Leads) ϕb_2 applies between L₁ and L₂. ϕb applies between L₂ and 0.5" (12.70mm) from seating plane. Diameter is uncontrolled in L₁ and beyond 0.5" (12.70mm) from seating plane.
- Leads having maximum diameter 0.019" (0.48mm) measured in gauging plane 0.054" (1.4mm) + 0.001" (0.03mm) - 0.000" (0.00mm) below the seating plane of the device are within 0.007" (0.18mm) of their true positions relative to a maximum-width tab.
- Measured from maximum diameter of the actual device.
- All leads - increase maximum limit by 0.003" (0.08mm) when hot solder dip finish is applied.

H-03B
3-Lead Metal Can (TO-5 Style)





SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.185	4.19	4.70	
ϕb	0.016	0.021	0.41	0.53	2,7
ϕb_2	0.016	0.019	0.41	0.48	2,7
ϕD	0.335	0.370	8.51	9.40	
ϕD_1	0.305	0.335	7.75	8.51	
e	0.200 T.P.		5.08 T.P.		4
e ₁	0.100 T.P.		2.54 T.P.		
h	0.015	0.035	0.38	0.89	
j	0.028	0.034	0.71	0.86	
k	0.029	0.045	0.74	1.14	3
L	0.500		12.70		2
L ₁	0.050		1.27		2
L ₂	0.250		6.35		2
P	0.100		2.54		1
Q					5
r	0.007		0.18		
α	45° T. P.				

NOTES

1. This zone is controlled for automatic handling. The variation in actual diameter within the zone shall not exceed 0.010" (0.25mm).
2. (Three leads) ϕb_2 applies between L₁ and L₂. ϕb applies between L₂ and 0.500" (12.70mm) from seating plane. Diameter is uncontrolled in L₁ and beyond 0.500" (12.70mm) from seating plane.
3. Measured from maximum diameter of the actual device.
4. Leads having maximum diameter 0.019" (0.48mm) measured in gauging plane 0.54" (1.37mm) + 0.001" (0.03mm) - 0.000" (0.00mm) below the seating plane of the device are within 0.007" (0.18mm) of their true positions relative to the maximum-width tab.
5. Details of outline in this zone optional.
6. Lead #3 connected to case.
7. All leads - increase maximum limit by 0.003" (0.08mm) when hot solder dip finish is applied.

H-08A
8-Lead Metal Can (TO-99)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.185	4.19	4.70	
ϕb	0.016	0.019	0.41	0.48	1,4
ϕb_1	0.016	0.021	0.41	0.53	1,4
ϕD	0.335	0.370	8.51	9.40	
ϕD_1	0.305	0.335	7.75	8.51	
ϕD_2	0.110	0.160	2.79	4.06	
e	0.200 BSC		5.08 BSC		3
e_1	0.100 BSC		2.54 BSC		3
F		0.040		1.02	
k	0.027	0.034	0.69	0.86	
k_1	0.027	0.045	0.69	1.14	
L	0.500	0.750	12.70	19.05	
L_1		0.050		1.27	
L_2	0.250		6.35		
Q	0.010	0.045	0.25	1.14	
α	45° BSC		45° BSC		3

NOTES

- (All leads) ϕb applies between L_1 and L_2 . ϕb_1 applies between L_2 and 0.500" (12.70mm) from the reference plane. Diameter is uncontrolled in L_1 and beyond 0.500" (12.70mm) from the reference plane.
- Measured from the maximum diameter of the product.
- Leads having a maximum diameter 0.019" (0.48mm) measured in gauging plane 0.054" (1.37mm) + 0.001" (0.03mm) - 0.000" (0.00mm) below the base plane of the product are within 0.007" (0.18mm) of their true position relative to the maximum width tab.
- All leads - increase maximum limit 0.003" (0.08mm) when hot solder dip finish is applied.

H-08B
8-Lead Metal Can (TO-99 Style)





SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.185	4.19	4.70	
ϕb	0.016	0.019	0.41	0.48	1, 4
ϕb_1	0.016	0.021	0.41	0.53	1, 4
ϕD	0.335	0.370	8.51	9.40	
ϕD_1	0.305	0.335	7.75	8.51	
ϕD_2	0.110	0.160	2.79	4.06	
e	0.230 BSC		5.84 BSC		3
e_1	0.115 BSC		2.92 BSC		3
F		0.040		1.02	
k	0.027	0.034	0.69	0.86	
k_1	0.027	0.045	0.69	1.14	2
L	0.500	0.750	12.70	19.05	1
L_1		0.050		1.27	1
L_2	0.250		6.35		1
Q	0.010	0.045	0.25	1.14	
α	45° BSC		45° BSC		3

NOTES

- (All leads) ϕb applies between L_1 and L_2 . ϕb_1 applies between L_2 and 0.500" (12.70mm) from the reference plane. Diameter is uncontrolled in L_1 and beyond 0.500" (12.70mm) from the reference plane.
- Measured from the maximum diameter of the product.
- Leads having a maximum diameter 0.019" (0.48mm) measured in gauging plane 0.054" (1.37mm) + 0.001" (0.03mm) - 0.000" (0.00mm) below the base plane of the product are within 0.007" (0.18mm) of their true position relative to the maximum width tab.
- All leads - increase maximum limit 0.003" (0.08mm) when hot solder dip finish is applied.

H-10A
10-Lead Metal Can (TO-100)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.185	4.19	4.70	
ϕb	0.016	0.019	0.41	0.48	1, 4
ϕb_1	0.016	0.021	0.41	0.53	1, 4
ϕD	0.335	0.370	8.51	9.40	
ϕD_1	0.305	0.335	7.75	8.51	
ϕD_2	0.110	0.160	2.79	4.06	
e	0.230 BSC		5.84 BSC		3
e ₁	0.115 BSC		2.92 BSC		3
F		0.040		1.02	
k	0.027	0.034	0.69	0.86	
k ₁	0.027	0.045	0.69	1.14	2
L	0.500	0.750	12.70	19.05	1
L ₁		0.050		1.27	1
L ₂	0.250		6.35		1
Q	0.010	0.045	0.25	1.14	
α	36° BSC		36° BSC		3

NOTES

1. (Three Leads) ϕb_2 applies between L₁ and L₂. ϕb applies between L₂ and 0.5" (12.70mm) from seating plane. Diameter is uncontrolled in L₁ and beyond 0.5" (12.70mm) from seating plane.
2. Leads having maximum diameter 0.019" (0.48mm) measured in gauging plane 0.054" (1.4mm) + 0.001" (0.03mm) - 0.000" (0.00mm) below the seating plane of the device are within 0.007" (0.18mm) of their true positions relative to a maximum-width tab.
3. Measured from maximum diameter of the actual device.
4. All leads - increase maximum limit by 0.003" (0.08mm) when hot solder dip finish is applied.

N-8
8-Lead Plastic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.210		5.33	
A ₂	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b ₁	0.045	0.070	1.15	1.77	
c	0.008	0.015	0.204	0.381	
D	0.348	0.430	8.84	10.92	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-14
14-Lead Plastic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.210		5.33	
A ₂	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b ₁	0.045	0.070	1.15	1.77	
c	0.008	0.015	0.204	0.381	
D	0.725	0.795	18.42	20.19	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-16
16-Lead Plastic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.210		5.33	
A ₂	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b ₁	0.045	0.070	1.15	1.77	
c	0.008	0.015	0.204	0.381	
D	0.745	0.840	18.93	21.33	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-18
18-Lead Plastic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.210		5.33	
A ₂	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b ₁	0.045	0.070	1.15	1.77	
c	0.008	0.015	0.204	0.381	
D	0.845	0.925	21.47	23.49	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-20
20-Lead Plastic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.210		5.33	
A ₂	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b ₁	0.045	0.070	1.15	1.77	
c	0.008	0.015	0.204	0.381	
D	0.925	1.060	23.50	26.90	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-24
24-Lead Plastic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.210		5.33	
A ₂	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b ₁	0.045	0.070	1.15	1.77	
c	0.008	0.015	0.204	0.381	
D	1.125	1.275	28.60	32.30	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES

1. Index area: a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-24A
24-Lead Plastic DIP (Double Width)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.250		6.35	
A_2	0.125	0.195	3.18	4.95	
b	0.014	0.022	0.356	0.558	
b_1	0.030	0.070	0.77	1.77	
c	0.008	0.015	0.204	0.381	
D	1.150	1.290	29.30	32.70	2
E	0.600	0.625	15.24	15.87	
E_1	0.485	0.580	12.32	14.73	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L_1	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-28
28-Lead Plastic DIP




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.250		6.35	
A ₂	0.125	0.195	3.18	4.95	
b	0.014	0.022	0.356	0.558	
b ₁		0.070		1.77	
c	0.008	0.015	0.204	0.381	
D	1.380	1.565	35.10	39.70	2
E	0.600	0.625	15.24	15.87	
E ₁	0.485	0.580	12.32	14.73	2
e	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

NOTES


1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

P-20A
20-Lead Plastic Leaded Chip Carrier (PLCC)




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.385	0.395	9.78	10.02	
B	0.385	0.395	9.78	10.02	
C	0.165	0.180	4.19	4.57	
D	0.025	0.040	0.64	1.01	
E	0.085	0.110	2.16	2.79	
F	0.013	0.021	0.33	0.53	
G	0.050 BSC		1.27 BSC		
H	0.026	0.032	0.66	0.81	
J	0.015	0.025	0.38	0.63	
K	0.290	0.330	7.37	8.38	
R	0.350	0.356	8.89	9.04	
U	0.350	0.356	8.89	9.04	
V	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
X	0.042	0.056	1.07	1.42	
Y		0.020		0.50	

P-28A
28-Lead Plastic Leaded Chip Carrier (PLCC)



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.485	0.495	12.32	12.57	
B	0.485	0.495	12.32	12.57	
C	0.165	0.180	4.19	4.57	
D	0.025	0.040	0.64	1.01	
E	0.085	0.110	2.16	2.79	
F	0.013	0.021	0.33	0.53	
G	0.050 BSC		1.27 BSC		
H	0.026	0.032	0.66	0.81	
J	0.015	0.025	0.38	0.63	
K	0.390	0.430	9.91	10.92	
R	0.450	0.456	11.43	11.58	
U	0.450	0.456	11.43	11.58	
V	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
X	0.042	0.056	1.07	1.42	
Y		0.020		0.50	

Q-8
8-Lead Cerdip




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b_1	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.015	0.20	0.38	7
D		0.405		10.29	4
E	0.220	0.310	5.59	7.87	4
E_1	0.290	0.320	7.37	8.13	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L_1	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.055		1.35	5
S_1	0.005		0.13		5
α	0°	15°	0°	15°	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b_1 may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when α is 0°. E_1 shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Six spaces.

Q-14
14-Lead Cerdip




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b_1	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.015	0.20	0.38	7
D		0.785		19.94	4
E	0.220	0.310	5.59	7.87	4
E_1	0.290	0.320	7.37	8.13	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L_1	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S_1	0.005		0.13		5
α	0°	15°	0°	15°	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b_1 may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when α is 0°. E_1 shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Twelve spaces.

Q-16
16-Lead Cerdip




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b_1	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.015	0.20	0.38	7
D		0.840		21.34	4
E	0.220	0.310	5.59	7.87	4
E_1	0.290	0.320	7.37	8.13	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L_1	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S_1	0.005		0.13		5
α	0°	15°	0°	15°	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b_1 may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when α is 0°. E_1 shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Fourteen spaces.

Q-18
18-Lead Cerdip




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b_1	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.015	0.20	0.38	7
D		0.960		24.38	4
E	0.220	0.310	5.59	7.87	4
E_1	0.290	0.320	7.37	8.13	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L_1	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S_1	0.005		0.13		5
α	0°	15°	0°	15°	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b_1 may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when α is 0°. E_1 shall be measured at the centerline of the leads.
7. All leads – increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Sixteen spaces.

Q-20
20-Lead Cerdip




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b_1	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.015	0.20	0.38	7
D		1.060		26.92	4
E	0.220	0.310	5.59	7.87	4
E_1	0.290	0.320	7.37	8.13	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L_1	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S_1	0.005		0.13		5
α	0°	15°	0°	15°	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b_1 may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when α is 0°. E_1 shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Eighteen spaces.

Q-24
24-Lead Cerdip




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b ₁	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.015	0.20	0.38	7
D		1.280		32.51	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5
α	0°	15°	0°	15°	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when α is 0°. E₁ shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Twenty-two spaces.

Q-28
28-Lead Cerdip




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.225		5.72	
b	0.014	0.026	0.36	0.66	7
b_1	0.030	0.070	0.76	1.78	2, 7
c	0.008	0.018	0.20	0.46	7
D		1.490		37.85	4
E	0.500	0.610	12.70	15.49	4
E_1	0.590	0.620	14.99	15.75	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L_1	0.150		3.81		
Q	0.015		0.38		3
S		0.100		2.54	5
S_1	0.005		0.13		5
α	0°	15°	0°	15°	

NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension b_1 may be 0.023" (0.58mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when α is 0°. E_1 shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Twenty-six spaces.

R-8
8-Lead Small Outline (SOIC)



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.188	0.198	4.77	5.03	
B	0.150	0.158	3.81	4.01	
C	0.089	0.107	2.26	2.72	
D	0.014	0.022	0.36	0.56	
F	0.018	0.034	0.46	0.86	
G	0.050 BSC		1.27 BSC		
J	0.007	0.015	0.18	0.38	
K	0.005	0.011	0.125	0.275	
L	0.195	0.205	4.95	5.21	
P	0.224	0.248	5.69	6.29	

Appendix Contents

	Page
Ordering Guide	14 - 2
Product Families Still Available	14 - 4
Substitution Guide for Product Families No Longer Available	14 - 5
Technical Publications	14 - 6
Worldwide Service Directory	14 - 8

Ordering Guide

INTRODUCTION

This Ordering Guide should make it easy to order Analog Devices products, whether you're buying one IC op amp, a multi-option subsystem, or 1000 each of 15 different items. It will help you:

1. Find the correct part number for the options you want.
2. Get a price quotation and place an order with us.
3. Know our warranty for components and subsystems.

For answers to further questions, call the nearest sales office (listed at the back of the book) or our main office in Norwood, Mass. U.S.A. (617-329-4700).

MODEL NUMBERING

Many of the data sheets in the Databook for products having a number of standard options contain an Ordering Guide. Use it to specify the correct part number for the exact combination of options you want. I.C. and hybrid part numbers are created using one of these two systems:

Figure 1 shows the form of model number used for our proprietary standard monolithic ICs and many of our hybrids. It consists of an "AD" (Analog Devices) prefix, a 3-to-5-digit model number*, an alphabetic performance/temperature-range designator and a package designator. One or two additional letters may immediately follow the digits ("A" for second-generation redesigned ICs, "DI" for dielectrically isolated CMOS switches, e.g., AD536AJH, AD7512DIKD).

Figure 2 shows the somewhat different numbering scheme used by our Computer Labs Division for some hybrid circuits. The number starts with a three-character alphabetic prefix, followed by a hyphen, a three- or four-digit number, and alphabetic designators (as applicable) to indicate additional functional designations or options and packaging options.




Figure 1. Model-Number Designations for Standard Analog Devices Monolithic and Hybrid IC Products. S, T and U Grades have the Added Suffix, /883B for Devices that Qualify to the Latest Revision of MIL-STD-883, Level B.

*For some models, the combination [digit][letter][two or three digits] is used instead of ADXXXX, e.g., 2S80.




Figure 2. Computer Labs Video Hybrid Product Designations

SECOND SOURCE

In addition to our many proprietary products, we also manufacture devices that are fit-, form-, and function-compatible (and often superior in performance and reliability) to popular products that originated elsewhere. For such products, we usually add the prefix "AD" to the familiar model number (example: ADDAC85C-CBI-V).

ORDERING FROM ANALOG DEVICES

When placing an order, please provide specific information regarding model type, number, option designations, quantity, ship-to and bill-to address. Prices quoted are list; they do not include applicable taxes, customs, or shipping charges. All shipments are F.O.B. factory. Please specify if air shipment is required.

Place your orders with our local sales office or representative, or directly with our customer service group located in the Norwood facility. Orders and requests for quotations may be telephoned, sent via TWX or TELEX, or mailed. Orders will be acknowledged when received; billing and delivery information is included.

Payments for new accounts, where open-account credit has not yet been established, will be C.O.D. or prepaid. On all orders under fifty dollars (\$50.00), a five-dollar (\$5.00) processing charge is required.

When prepaid, orders should include \$2.50 additional for packaging and postage (and a 5% sales tax on the price of the goods if you are ordering for delivery to a destination in Massachusetts).

WARRANTY AND REPAIR CHARGE POLICIES

All Analog Devices, Inc., products are warranted against defects in workmanship and materials under normal use and service for one year from the date of their shipment by Analog Devices, Inc., except that components obtained from others are warranted only to the extent of the original manufacturers' warranties, if any, except for component test systems, which have a 180-day warranty, and µMAC and MACSYM systems, which have a 90-day warranty. This warranty does not extend to any products which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. (The repair or replacement of defective products does not extend the warranty period. This warranty does not apply to components which are normally consumed in operation or which have a normal life inherently shorter than one year.) Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.

THE FOREGOING WARRANTY AND REMEDY ARE IN LIEU OF ALL OTHER REMEDIES AND ALL OTHER WARRANTIES, WRITTEN OR ORAL, STATUTORY, EXPRESS, OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Product Families Not Included in the Databook (But Still Available)

The information published in this Databook is intended to assist the user in choosing components for the design of *new* equipment, using the most cost-effective products available from Analog Devices. The popular product types listed below may have been designed into your circuits in the past, but they are no longer likely to be the most economic choice for your new designs. Nevertheless, we recognize that it is often a wise choice to refrain from redesigning proven equipment, and we are continuing to make these products available for use in existing designs or in designs for which they are uniquely suitable. Data sheets on these products are available upon request.

Model	Model	Model	Model	Model
AD101	AD7522	DAS1128	SDC1702/RDC1702	234
AD108/208/308	AD7523	DAS1150	SDC1704/RDC1704	235
AD108A/208A/308A	AD7525	DAS1151	SDC1711/RDC1711	260
AD111/211/311	AD7530	DAS1155	SDC1721	261
AD293	AD7531	DAS1156	SDC1725/RDC1725	272
AD294	AD7541	DRC1765/66	SDC1726/RDC1726	273
AD351	AD7546	DSC1705/06	SDC1768/RDC1768	275
AD370/371	AD7550	DTM1716/17	SHA-1A	276
AD503	AD7552	HAS-0802	SHA-2A	277
AD506	AD7571	HAS-1002	SHA-4	285
AD510	AD7574	HDD-1409	SHA-5	288
AD515	AD ADC-816	HDH-0802	SHA-1114	310
AD518	ADC-8S	HDH-1003	SHA-1134	311
AD528	ADC-10Z	HDH-1205	SHA-1144	424
AD530	ADC-12QZ	HDL-3806	SSCT1621	426
AD531	ADC-14I/17I	HDS-0810E	STM Series	428
AD533	ADC1100	HDS-0820	TSL1612	429
AD535	ADC1102	HDS-1015E	2B24	432
AD545	ADC1105	HDS-1025	2B34	433
AD567	ADC1111	HDS-1240E	2B52	434
AD611	ADC1133	HDS-1250	2B53	435
AD651	ADC1143	IPA1751	2B56	436
AD801	ADC-QM	IRDC1730	2B57A-1	440
AD2004	AD DAC-08	IRDC1731	2B58A	442
AD2006	ADG201	IRDC1732	2B59A	450
AD2008	ADSHC-85	IRDC1733	2S20	452
AD2009	API1620/1718	MATV-0811	40	454
AD2016	BDM 1615/16	MATV-0816	43	456
AD2020	BDM 1617	MATV-0820	44	458
AD2022	CAV-0920	MCI1794	45	460
AD2023	CAV-1210	MDA-10Z	46	606
AD2033	DAC-M	MOD-1005	48	610
AD2036	DAC-QS	MOD-1020	50	752
AD2037	DAC-QZ	OSC1754	51	756
AD2038	DAC-10Z	RDC1721	52	903
AD2040	DAC1009	RTM Series	118	906
AD3554	DAC1106	SAC1763	141	915
AD3860	DAC1108	SBCD1752/53	165	926
AD6012	DAC1132	SBCD1756/57	171	944
AD7110	DAC1146	SCDX1623	183	946
AD7118	DAC1420	SCM1677	230	947
AD7520	DAC1422	SDC1604	232	959
AD7521	DAC1423	SDC1700/RDC1700	233	968

Substitution Guide for Product Families No Longer Available

The products listed in the left-hand column are no longer available from Analog Devices. In many cases, comparable functions and performance may be obtained with newer models, but – as a rule – they are not directly interchangeable. The closest recommended Analog Devices equivalent, physically and electrically, is listed in the right-hand column. If no equivalent is listed, or for further information, contact your local sales office.

Model	Closest Recommended Equivalent	Model	Closest Recommended Equivalent	Model	Closest Recommended Equivalent
AD501	AD711	DAC1118	None	2N3954	None
AD502	AD711	DAC1122	AD7541	2N5900	None
AD505	AD509	DAC1125	AD7533	41	AD515
AD508	AD517	HDL-3805	HDL-3806	47	48
AD511	AD711	HTC-0500	HTC-0300	101 (Module)	45
AD512	AD711	IDC1703	IRDC1730/1731	102	48
AD513	AD711	MAH-0801	HAS-0802	106	118
AD514	AD711	MAH-1001	HAS-1002	107	118
AD516	AD711	MAS-0801	HAS-0802	108	52
AD520	AD524	MAS-1001	HAS-1002	110	48
AD523	AD549	MAS-1202	HAS-1202	111	AD308
AD546	AD711	MDA-LB	None	114	119
AD555	AD7519	MDA-LD	None	115	43
AD559	None	MDA-UB	None	120	50
AD612	AD524	MDA-UD	None	142	48
AD614	AD524	MDA-8H	MDA-10Z	143	52
AD810-813	None	MDA-10H	MDA-10Z	146	AD382
AD814-816	None	MDA-11MF	AD7521	149	50
AD818	None	MDH-0870	None	153	AD517
AD820-822	None	MDH-1001	None	161	165
AD830-833	None	MDH-1202	None	163	165
AD835-839	None	MDMS-0801	AD9768	170	171
AD1408	None	MDMS-1001	HDM-1210	180	AD OP-07
AD1508	None	MDMS-1101	HDM-1210	220	234
AD2003	AD2021	MDS-0815	None	231	233
AD2024	None	MDS-0815E	None	274J	284J
AD2025	None	MDS-0830	HDS-0820	279	286J
AD2027	None	MDS-0850	HDS-0820	280	281
AD2028	None	MDS-1020	None	282J	292A
AD5010/6020	AD9000	MDS-1020E	None	283J	292A
AD7115	None	MDS-1040	HDS-1025	301 (Module)	52
AD7513	None	MDS-1080	HDS-1025	302	310 (Module)
AD7516	AD7510DI	MDS-1240	None	350	None
AD7519	None	MDSL-0802	HDS-0820	427	424
AD7527	None	MDSL-0825	None	602J10	AD524
AD7544	None	MDSL-1002	HDS-1025	602J100	AD524
AD7555	None	MDSL-1035	None	602K100	AD524
AD7560	None	MDSL-1201	HDS-1250	603	AD524
AD7570	None	MDSL-1250	None	605	AD524
AD7583	None	RTI-1200	RTI-711 Series	901	904
ADC1103	None	RTI-1201	RTI-711 Series	907	921
ADC1109	None	RTI-1202	RTI-711	908	921
ADC1121	AD7550	SERDEX	μMAC-5000	909	921
AD DAC100	None	SHA-3	None	931	None
ADG200	None	SHA-6	SHA1144	932	None
ADM501	ADM501/506	THC-0300	HTC-0300	933	None
ADP501	ADP511	THC-0750	None	935	None
ADSHM-5	HTC-0300	THC-1500	None	942	None
CAV-1020	MOD-1020	THS-0025	HTC-0300	948	947
DAC-100F	None	THS-0060	HTC-0300	956	None
DAC-10H	DAC-10Z	THS-0225	None	971	921
DAC1112	DAC12QS	TSDC1608-1611	TSL1612		

Technical Publications

TECHNICAL PUBLICATIONS

Analog Devices provides a wide array of FREE technical publications. These include Data Sheets for all products, Catalogs, Application Notes and Guides and four serial publications: *Analog Productlog*, a digest of new-product information; *DSPatch™*, a newsletter about digital signal-processing (applications); *Analog Briefings*, current information about products for military/avionics and the status of reliability at ADI; and *Analog Dialogue*, our technical magazine, with in-depth discussions of products, technologies and applications.

In addition to the free publications, three technical Handbooks, and *Synchro & Resolver Conversion*, are available at reasonable cost. System and subsystem products are supported with hardware, software and user documentation, at prices related to content.

Brief descriptions of typical publications appear below. For copies of any items, to subscribe to any of our free serials or to request any other publications, please get in touch with Analog Devices or the nearest sales office.

CATALOGS

DATA ACQUISITION PRODUCTS DATABOOKS. Contain selection guides, data sheets and other useful information about all Analog Devices ICs, hybrids, modules and subsystem components recommended for new designs. The 1988 series consists of:

DATA CONVERSION PRODUCTS DATABOOK – 1988. Data Sheets and Selection Guides on D/A, A/D, V/F, and F/V Converters, Sample-Track/Hold Amplifiers, Voltage References, Multiplexers & Switches, Synchro-Resolver Converters, Data-Acquisition Subsystems, Application-Specific ICs. (Available FREE with the Linear Products Databook as a 2-volume set.)

DSP PRODUCTS DATABOOK – 1987. Data Sheets, Selection Guides and Application Notes on DSP Microprocessors, Micro-coded Support Components, Floating-Point Components and Fixed-Point Components. Available FREE.

LINEAR PRODUCTS DATABOOK – 1988. Data Sheets and Selection Guides on Op Amps, Instrumentation Amplifiers, Isolators, RMS-to-DC Converters, Multipliers/Dividers, Log/Antilog Amplifiers, RMS-to-DC Converters, Comparators, Temperature-Measuring Components and Transducers, Special Function Components, Digital Panel Instruments, Signal-Conditioning Components and Subsystems. (Available FREE with the Conversion Products Databook as a 2-volume set.)

1987 MILITARY PRODUCTS DATABOOK. 704 pages of information and data on products processed in accordance with MIL-STD-883C Class B.

APPLICATION NOTES AND GUIDES

Application Notes. All are available individually upon request.

A/D Converters:

- "AD670 8-Bit A/D Converter Applications."
- "Exploring the AD667 12-Bit Analog Output Port."
- "Interfacing the AD7572 to High-Speed DSP Processors."
- "The AD7574 Analog-to-Microprocessor Interface."

Amplifiers:

- "An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change."
- "Applications of High-Performance BIFET Op Amps."
- "A User's Guide to IC Instrumentation Amplifiers"
- "How to Select Operational Amplifiers."
- "How to Test Basic Operational Amplifier Parameters."
- "Low-Cost, Two-Chip Voltage-Controlled Amplifier and Video Switch."
- "Using the AD9610 Transimpedance Amplifier."

D/A Converters:

- "AD7528 Dual 8-Bit CMOS DAC."
- "Analog Panning Circuits Provide Almost Constant Output Power."
- "CMOS DACs and Operational Amplifiers Combine to Build Programmable-Gain Amplifiers." *In two parts.*
- "CMOS DACs in the Voltage Switching Mode Can Work from a Single Supply."
- "CMOS D/A Converter Circuits for Single +5-Volt Supplies."
- "14-Bit DACs (AD7534/AD7535) Maintain High Performance Over Extended Temperature Range."
- "Gain Error and Tempo of CMOS Multiplying DACs."
- "Interfacing the AD7549 Dual 12-Bit DAC to the MCS-48 and MCS-51 Microcomputer Families."
- "Methods for Generating Complex Waveforms and Vectors Using Multiplying D/A Converters."
- "Simple Interface Between D/A Converter and Microcomputer Leads to Programmable Sine-Wave Oscillator."
- "The AD7224 DAC Provides Programmable Voltages Over Varying Ranges."

Digital Signal Processing (Note: Eight additional DSP Application Notes will be found in the DSP Products Databook):

- "A Guide to Designing Microcoded Circuits."
- "Implement a Writeable Control Store in Your Word-Slice™ System."
- "Variable-Width Bit Reversing with the ADSP-1410 Address Generator."

Resolver-to-Digital Conversion:

- "Dynamic Characteristics of Tracking Converters."
- "Dynamic Resolution-Switching on the 1S74 Resolver-to-Digital Converter."
- "Resolver-to-Digital Conversion – A Simple and Cost-Effective Alternative to Optical Shaft Encoders."
- "Why the Velocity Output of the 1S74 and 1S64 Series R/D Converters is Continuous and Step-Free Down to Zero Speed."

Sample-Holds:

- "Applying IC Sample-Hold Amplifiers."
- "Generate 4 Channels of Analog Output Using AD7542 12-Bit D/A Converters and Control It All with Only Two Wires."

Switches:

- "ADG201A/202A and ADG221/222 Performance with Reduced Power Supplies."

DSPatch is a trademark of Analog Devices, Inc.

V/F Converters:

"Operation and Applications of the AD654 IC V-to-F Converter."

"Analog-to-Digital Conversion Using Voltage-to-Frequency Converters (AD651)."

Application Guides. All are available upon request.

Analog CMOS Switches and Multiplexers. A 16-page short-form guide to high-speed CMOS switches, CMOS switches with dielectric isolation, and CMOS multiplexers. Also included are reliability data and information on single-supply operation.

Applications Guide for Isolation Amplifiers and Signal Conditioners. A 20-page guide to specifications and applications of galvanically isolated amplifiers and signal conditioners for industrial, instrumentation, and medical applications.

CMOS DAC Application Guide 2nd Edition by Phil Burton (1986 - 63 pages). Introduction to CMOS DACs, Inside CMOS DACs, Basic Application Circuits in Current-Steering Mode, Single-Supply Operation Using Voltage-Switching Mode, The Logic Interface, Applications.

ESD Prevention Manual - Protecting ICs from electrostatic discharges. Thirty pages of information that will assist the reader in implementing an appropriate and effective program to assure protection against electrostatic discharge (ESD) failures.

High-Speed Data Conversion - A 24-page short-form guide to video and other high-speed A/D and D/A converters and accessories, in forms ranging from monolithic ICs to card-level products.

RMS-to-DC Conversion Application Guide 2nd Edition by C. Kitchin and L. Counts (1986 - 61 pages). RMS-DC Conversion: Theory, Basic Design Considerations; RMS Application Circuits; Testing Critical Parameters; Input Buffer Amplifier Requirements; Programs for Computing Errors, Ripple, and Settling Time.

Surface Mount IC - A 28-page guide to ICs in SO and PLCC packages. Products include op amps, rms-to-dc converters, DACs, ADCs, VFCs, sample-holds, and CMOS switches.

ADSP-2100 SUPPORT PUBLICATIONS - for the ADSP-2100 single-chip digital signal processor, available at no charge for single copies.

ADSP-2100 USER'S MANUAL - Introduction, Architecture, System Interface, Instruction Set, Appendix - 180 pages.

ADSP-2100 CROSS-SOFTWARE MANUAL - Development System, System Builder, Assembler, Linker, Simulator, PROM Splitter, Appendix - 102 pages.

ADSP-2100 APPLICATIONS HANDBOOK - Introduction, Fixed Point Arithmetic, Floating-Point Arithmetic, Fixed-Coefficient Digital Filters, FFTs, Adaptive Filters, Image Processing, Linear Predictive Speech Coding, High-Speed MODEM Algorithms, Bibliography - 178 pages.

BOOKS - Can be purchased from Analog Devices, Inc.; send check for indicated amount to One Technology Way, P.O. Box 796, Norwood, MA 02062. If more than one book is ordered, deduct a discount of \$1 from the price of each book.

ANALOG-DIGITAL CONVERSION HANDBOOK: Third Edition, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Englewood Cliffs, NJ: Prentice-Hall (1986). A comprehensive guide to A/D and D/A converters and their applications. This third edition of our classic is in hardcover and has more than 700 pages, an Index, a Bibliography, and much new material, including: video-speed, synchro-resolver, V/F, high-resolution, and logarithmic converters, ICs for DSP, and a "Guide for the Troubled." Seven of its 22 chapters are totally new. \$32.95

NONLINEAR CIRCUITS HANDBOOK: Designing with Analog Function Modules and ICs, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1974). A 540-page guide to multiplying and dividing, squaring and rooting, rms-to-dc conversion, and multifunction devices. Principles, circuitry, performance, specifications, testing, and application of these devices - 325 illustrations. \$5.95

SYNCHRO & RESOLVER CONVERSION, edited by Geoff Boyes. Norwood MA: Analog Devices, Inc. (1980). Principles and practice of interfacing synchros, resolvers, and Inductosyn* to digital and analog circuitry. \$11.50

TRANSDUCER INTERFACING HANDBOOK: A Guide to Analog Signal Conditioning, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1980). A book for the electronic engineer who must interface transducers for temperature, pressure, force, level, or flow to electronics, these 260 pages tell how transducers work - as circuit elements - and how to connect them to electronic circuits for effective processing of their signals. \$14.50

*Inductosyn is a registered trademark of Farrand Industries, Inc.

Worldwide Service Directory

North America

Alabama (205) 536-1506	Idaho (303) 443-5337 *(303) 590-9952 *(206) 251-9550	Minnesota (612) 835-2414	North Carolina (919) 373-0380	Utah (801) 466-9336 *(303) 590-9952
Alaska *(206) 251-9550 *(714) 641-9391	Illinois (312) 520-0710	Mississippi (205) 536-1506	North Dakota (612) 835-2414	Vermont *(617) 329-4700
Arizona (602) 949-0048 *(303) 590-9952	Indiana (317) 244-7867	Missouri (314) 521-2044	Ohio (216) 248-4995 *(614) 764-8795	Virginia *(301) 992-1994
Arkansas *(214) 231-5094	Iowa (319) 373-0200	Montana (801) 466-9336 *(714) 641-9391	Oklahoma *(214) 231-5094	Washington *(206) 251-9550
California *(714) 641-9391 *(408) 559-2037 *(619) 268-4621	Kansas (913) 829-2800	Nebraska (913) 829-2800	Oregon *(206) 251-9550	West Virginia *(614) 764-8795
Colorado (303) 443-5337 *(719) 590-9952	Kentucky (615) 459-0743 *(617) 329-4700	Nevada (505) 828-1300 *(408) 559-2037 *(714) 641-9391	Pennsylvania *(215) 643-7790 *(614) 764-8795	Wisconsin (414) 784-7736
Connecticut (516) 673-1900 *(617) 329-4700	Louisiana *(214) 231-5094	New Hampshire *(617) 329-4700	Rhode Island *(617) 329-4700	Wyoming (801) 466-9336
Delaware *(215) 643-7790	Maine *(617) 329-4700	New Jersey (516) 673-1900 *(617) 329-4700 *(215) 643-7790	South Carolina (919) 373-0380	Puerto Rico *(617) 329-4700
Florida (305) 855-0843 (305) 724-6795 (813) 963-1076	Maryland *(301) 992-1994	New Mexico (505) 828-1300 *(303) 590-9952	South Dakota (612) 835-2414	Canada (416) 821-7800 (613) 729-0023 (514) 697-0804 (604) 941-7707
Georgia (404) 449-7662	Massachusetts *(617) 329-4700	New York (516) 673-1900 (716) 425-4101	Tennessee (205) 536-1506 (615) 459-0743	Mexico *(617) 329-4700
Hawaii *(714) 641-9391	Michigan (313) 559-9700		Texas *(214) 231-5094	

*Analog Devices, Inc. Direct Sales Offices

International

Australia

(03)5750222
(02)8888777
(619)2422000

Austria

*(222)885504

Belgium

*(3)2371672

Brazil

(11)531-9355

Denmark

*(2)845800

Finland

(0)8041041

France

*(1)46873411
*(76)222190
*(61)408562
*(99)535200
*(83)515200

Holland

*(1620)81500

Hong Kong

(5)8339013

India

(212)53880
(11)611823
(812)560506

Ireland

*(932)232222
(United Kingdom)

Israel

*(052)911415
*(052)914461

Italy

*(2)6883831
*(6)8393405
*(11)6504572
(2)9520551
(51)555614
(49)633600
(6)390083
(11)599224
(55)894105

Japan

*(3)2636826
*(6)3721814

Korea

(82)7841144

Malaysia

*(617)329-4700

Mexico

(83)351721
(83)351661

New Zealand

(9)592629

Norway

(3)847099

**People's Republic
of China – Beijing**

(1)890721, Ext. 120

Romania

*(222)885504
(Austria)

Singapore

(65)2848537

South Africa

(11)882-1300

Spain

(1)7543001
(3)3007712

Sweden

*(8)282740

Switzerland

*(22)315760
(18)200102

Taiwan

(2)5018231

United Kingdom

*(932)232222
*(01)9411066
*(635)35335
*(506)30306
*(021)5011166
*(0279)418611

**United States of
America**

*(617) 329-4700

West Germany

*(89)570050
*(4181)8051
*(721)616075
*(30)316441
*(221)686006

Yugoslavia

*(222)885504
(Austria)

*Analog Devices, Inc. Direct Sales Offices

WORLDWIDE HEADQUARTERS

One Technology Way, P.O. Box 9106, Norwood, Massachusetts 02062-9106 U.S.A.
Tel: (617) 329-4700, TWX: (710) 394-6577; FAX: (617) 326-8703, Telex: 924491
Cable: ANALOG NORWOODMASS

Product Index

Alpha-Numeric by Model Number

Model	Page*	Model	Page*
AC2626	L 10-5	AD538	L 6-23
AD101	C 14-4, L 17-4	AD539	L 6-31
AD108/208/308	C 14-4, L 17-4	AD542	L 2-47
AD108A/208A/308A	C 14-4, L 17-4	AD544	L 2-47
AD111/211/311	C 14-4, L 17-4	AD545	C 14-4, L 17-4
AD202/204	L 5-7	AD547	L 2-47
●AD210	L 5-19	AD548	L 2-55
AD293	C 14-4, L 17-4	●AD549	L 2-63
AD294	C 14-4, L 17-4	●AD557	C 2-41
AD295	L 5-27	AD558	C 2-45
●AD345	L 9-5	AD561	C 2-53
AD346	C 6-5	AD562	C 2-57
AD351	C 14-4, L 17-4	AD563	C 2-57
AD362	C 9-5	AD565A	C 2-61
AD363	C 9-5	AD566A	C 2-61
AD364	C 9-5	AD567	C 14-4, L 17-4
AD365	L 4-7	●AD568	C 2-69
AD367	C 9-17	AD569	C 2-81
●AD368	C 3-13	AD570	C 3-39
AD369	C 3-13	AD571	C 3-39
AD370/371	C 14-4, L 17-4	AD572	C 3-45
●AD374	C 3-23	AD573	C 3-53
AD376	C 3-31	AD574A	C 3-61
AD380	L 2-15	AD575	C 3-73
AD381	L 2-21	AD578	C 3-81
AD382	L 2-21	AD579	C 3-87
AD389	C 6-11	AD580	C 8-5
AD390	C 2-11	AD581	C 8-9
●AD392	C 2-19	AD582	C 6-17
AD394	C 2-25	AD583	C 6-21
AD395	C 2-25	AD584	C 8-15
●AD396	C 2-33	AD585	C 6-23
AD503	C 14-4, L 17-4	●AD586	C 8-23
AD506	C 14-4, L 17-4	●AD587	C 8-31
AD507	L 2-27	AD588	C 8-39
AD509	L 2-31	AD589	C 8-51
AD510	C 14-4, L 17-4	AD590	L 10-7
AD515	C 14-4, L 17-4	AD592	L 10-17
●AD515A	L 2-35	AD594	L 11-5
AD517	L 2-41	AD595	L 11-5
AD518	C 14-4, L 17-4	AD596	L 11-13
AD521	L 4-15	AD597	L 11-13
AD522	L 4-21	AD611	C 14-4, L 17-4
AD524	L 4-25	AD624	L 4-49
●AD526	L 4-37	AD625	L 4-61
AD528	C 14-4, L 17-4	AD630	L 9-9
AD530	C 14-4, L 17-4	AD632	L 6-39
AD531	C 14-4, L 17-4	AD636	L 8-11
AD532	L 6-7	AD637	L 8-17
AD533	C 14-4, L 17-4	AD639	L 9-17
AD534	L 6-13	AD642	L 2-75
AD535	C 14-4, L 17-4	AD644	L 2-81
AD536A	L 8-5	AD647	L 2-87
AD537	C 4-5	AD648	L 2-93

*C = Data Conversion Products Databook, D = DSP Products Databook, L = Linear Products Databook.

●New product since publication of 1986 Data Acquisition Databook Update and Selection Guide.

Model	Page*	Model	Page*
AD650	C 4-13	AD2008	C 14-4, L 17-4
AD651	C 14-4, L 17-4	AD2009	C 14-4, L 17-4
●AD652	C 4-25	AD2010	C 12-9
AD654	C 4-41	AD2016	C 14-4, L 17-4
●AD664	C 2-93	AD2020	C 14-4, L 17-4
AD667	C 2-105	AD2021	L 12-11
●AD668	C 2-113	AD2022	C 14-4, L 17-4
AD670	C 3-93	AD2023	C 14-4, L 17-4
AD673	C 3-105	AD2026	L 12-13
●AD674A	C 3-113	AD2033	C 14-4, L 17-4
●AD678	C 3-123	AD2036	C 14-4, L 17-4
●AD679	C 3-135	AD2037	C 14-4, L 17-4
●AD681	C 6-29	AD2038	C 14-4, L 17-4
●AD683	C 6-29	AD2040	C 14-4, L 17-4
●AD689	C 8-55	AD2050	L 12-15
AD693	L 11-19	AD2051	L 12-15
●AD707	L 2-103	AD2060	L 12-17
●AD708	L 2-105	AD2061	L 12-17
AD711	L 2-107	AD2070	L 12-19
AD712	L 2-119	AD2071	L 12-19
●AD713	L 2-131	AD2700/2701/2702	C 8-67
●AD736	L 8-25	AD2710/2712	C 8-71
●AD737	L 8-29	AD3554	C 14-4, L 17-4
AD741 Series	L 2-133	AD3860	C 14-4, L 17-4
●AD744	L 2-137	AD5200 Series	C 3-189
●AD746	L 2-149	AD5210 Series	C 3-189
●AD767	C 2-117	AD5240	C 3-391
●AD770	C 3-147	●AD5539	L 2-183
●AD790	L 3-5	AD6012	C 14-4, L 17-4
AD801	C 14-4, L 17-4	AD7110	C 14-4, L 17-4
●AD821	L 2-153	AD7111	C 2-143
●AD834	L 6-43	AD7118	C 14-4, L 17-4
●AD840	L 2-157	AD7224	C 2-149
●AD841	L 2-159	AD7225	C 2-153
●AD842	L 2-161	AD7226	C 2-159
●AD845	L 2-163	●AD7228	C 2-165
●AD846	L 2-165	AD7245	C 2-173
●AD847	L 2-177	AD7248	C 2-173
●AD848	L 2-179	AD7501	C 7-5
●AD849	L 2-181	AD7502	C 7-5
●AD890	L 9-29	AD7503	C 7-5
●AD891	L 9-35	AD7506	C 7-7
●AD1139	C 2-125	AD7507	C 7-7
●AD1145	C 2-131	AD7510DI	C 7-9
AD1147	C 2-137	AD7511DI	C 7-9
AD1148	C 2-137	AD7512DI	C 7-9
AD1170	C 3-155	AD7520	C 14-4, L 17-4
●AD1175K	C 3-167	AD7521	C 14-4, L 17-4
●AD1332	C 3-175	AD7522	C 14-4, L 17-4
●AD1376	C 3-179	AD7523	C 14-4, L 17-4
●AD1380	C 3-187	AD7524	C 2-187
AD1403/1403A	C 8-63	AD7525	C 14-4, L 17-4
AD2004	C 14-4, L 17-4	AD7528	C 2-193
AD2006	C 14-4, L 17-4	AD7530	C 14-4, L 17-4

*C = Data Conversion Products Databook, D = DSP Products Databook, L = Linear Products Databook.

●New product since publication of 1986 Data Acquisition Databook Update and Selection Guide.

Model	Page*	Model	Page*
AD7531	C 14-4, L 17-4	AD9700	C 2-281
AD7533	C 2-197	●AD9701	C 2-287
AD7534	C 2-203	AD9702	C 2-293
AD7535	C 2-207	●AD9703	C 2-297
AD7536	C 2-211	AD9768	C 2-301
AD7537	C 2-215	●AD96685/87	L 3-17
●AD7538	C 2-219	AD ADC71/72	C 3-375
AD7541	C 14-4, L 17-4	AD ADC80	C 3-383
AD7541A	C 2-227	AD ADC84/85	C 3-391
AD7542	C 2-233	AD ADC-816	C 14-4, L 17-4
AD7543	C 2-237	ADC-8S	C 14-4, L 17-4
AD7545	C 2-241	ADC-10Z	C 14-4, L 17-4
●AD7545A	C 2-245	ADC-12QZ	C 14-4, L 17-4
AD7546	C 14-4, L 17-4	ADC-14I/17I	C 14-4, L 17-4
AD7547	C 2-249	ADC1100	C 14-4, L 17-4
AD7548	C 2-253	ADC1102	C 14-4, L 17-4
AD7549	C 2-265	ADC1105	C 14-4, L 17-4
AD7550	C 14-4, L 17-4	ADC1111	C 14-4, L 17-4
AD7552	C 14-4, L 17-4	ADC1130/1131	C 3-399
●AD7569	C 3-195	ADC1133	C 14-4, L 17-4
AD7571	C 14-4, L 17-4	ADC1140	C 3-403
AD7572	C 3-211	ADC1143	C 14-4, L 17-4
AD7574	C 14-4, L 17-4	ADC-QM	C 14-4, L 17-4
AD7575	C 3-223	AD DAC-08	C 14-4, L 17-4
AD7576	C 3-227	AD DAC71/72	C 2-305
AD7578	C 3-231	AD DAC80	C 2-309
●AD7579	C 3-237	AD DAC85	C 2-309
●AD7580	C 3-237	AD DAC87	C 2-309
AD7581	C 3-253	ADG201	C 14-4, L 17-4
AD7582	C 3-261	ADG201A	C 7-17
AD7590DI	C 7-13	ADG202A	C 7-17
AD7591DI	C 7-13	●ADG211A	C 7-21
AD7592DI	C 7-13	●ADG212A	C 7-21
●AD7628	C 2-273	ADG221	C 7-25
●AD7672	C 3-267	ADG222	C 7-25
AD7820	C 3-283	●ADG506A	C 7-29
●AD7821	C 3-295	●ADG507A	C 7-29
AD7824	C 3-305	●ADG508A	C 7-37
AD7828	C 3-305	●ADG509A	C 7-37
AD7845	C 2-277	●ADG526A	C 7-41
●AD7870	C 3-317	●ADG527A	C 7-41
●AD7878	C 3-323	●ADG528A	C 7-49
AD9000	C 3-331	●ADG529A	C 7-49
●AD9002	C 3-337	ADLH0032G/CG	L 2-215
●AD9003	C 3-345	ADLH0033G/CG	L 2-219
●AD9012	C 3-353	AD OP-07	L 2-223
●AD9500	L 9-41	AD OP-27	L 2-229
●AD9502	C 3-361	AD OP-37	L 2-237
●AD9521	L 7-7	●ADREF01	C 8-75
●AD9610	L 2-199	●ADREF02	C 8-79
●AD9611	L 2-207	ADSHC-85	C 14-4, L 17-4
AD9685/87	L 3-9	ADSP-1008A	D 5-27
●AD9686	L 3-13	ADSP-1009A	D 5-33
●AD9688	C 3-369	ADSP-1010A	D 5-39

*C = Data Conversion Products Databook, D = DSP Products Databook, L = Linear Products Databook.
 ●New product since publication of 1986 Data Acquisition Databook Update and Selection Guide.

Model	Page*	Model	Page*
ADSP-1012A	D 5-15	DAS1157	C 9-27
ADSP-1016A	D 5-21	DAS1158	C 9-27
ADSP-1024A	D 5-61	DAS1159	C 9-27
ADSP-1080A	D 5-5	DRC1745/46	C 5-7
ADSP-1081A	D 5-11	DRC1765/66	C 14-4, L 17-4
ADSP-1101	D 5-83	DSC1705/06	C 14-4, L 17-4
ADSP-1110A	D 5-69	DTM1716/17	C 14-4, L 17-4
ADSP-1401	D 3-5	HAS-0802	C 14-4, L 17-4
ADSP-1410	D 3-25	HAS-1002	C 14-4, L 17-4
●ADSP-2100	D 2-15	HAS-1201	C 3-423
●ADSP-3128	D 4-87	HAS-1202/1202A	C 3-429
●ADSP-3201/02	D 4-51	HAS-1204	C 3-433
ADSP-3210/11	D 4-5	HAS-1409	C 3-437
●ADSP-3212	D 4-85	HDD-1206	C 2-325
ADSP-3220/21	D 4-5	HDD-1409	C 14-4, L 17-4
●ADSP-3222	D 4-85	HDG-0407	C 2-335
●ADSP-7018	D 5-45	HDG-0807	C 2-335
●ADSP-8018	D 5-53	HDG Series	C 2-329
ADVFC32	C 4-49	HDH-0802	C 14-4, L 17-4
API1620/1718	C 14-4, L 17-4	HDH-1003	C 14-4, L 17-4
BDM 1615/1616	C 14-4, L 17-4	HDH-1205	C 14-4, L 17-4
BDM 1617	C 14-4, L 17-4	HDL-3806	C 14-4, L 17-4
CAV-0920	C 14-4, L 17-4	HDM-1210	C 2-339
CAV-1040	C 3-407	HDS-0810E	C 14-4, L 17-4
CAV-1202	C 3-411	HDS-0820	C 14-4, L 17-4
●CAV-1205	C 3-415	HDS-1015E	C 14-4, L 17-4
CAV-1210	C 14-4, L 17-4	HDS-1025	C 14-4, L 17-4
CAV-1220	C 3-419	HDS-1240E	C 14-4, L 17-4
DAC-M	C 14-4, L 17-4	HDS-1250	C 2-345
DAC-QS	C 14-4, L 17-4	HOS-050/050A/050C	L 2-245
DAC-QZ	C 14-4, L 17-4	HOS-060	L 2-251
DAC-08 (see AD DAC-08)		HOS-100AH/SH	L 2-255
DAC-10Z	C 14-4, L 17-4	●HOS-200	L 2-257
DAC71/72 (see AD DAC71/72)		HTC-0300A	C 6-33
DAC80 (see AD DAC80)		HTS-0010	C 6-37
DAC85 (see AD DAC85)		HTS-0025	C 6-43
DAC87 (see AD DAC87)		IPA1751	C 14-4, L 17-4
DAC1009	C 14-4, L 17-4	IPA1764	C 5-15
DAC1106	C 14-4, L 17-4	IRDC1730	C 14-4, L 17-4
DAC1108	C 14-4, L 17-4	IRDC1731	C 14-4, L 17-4
DAC1132	C 14-4, L 17-4	IRDC1732	C 14-4, L 17-4
DAC1136	C 2-319	IRDC1733	C 14-4, L 17-4
DAC1138	C 2-319	●LTS-2020	C 12-1, L 15-1
DAC1146	C 14-4, L 17-4	MATV-0811	C 14-4, L 17-4
DAC1420	C 14-4, L 17-4	MATV-0816	C 14-4, L 17-4
DAC1422	C 14-4, L 17-4	MATV-0820	C 14-4, L 17-4
DAC1423	C 14-4, L 17-4	MCI1794	C 14-4, L 17-4
AS1128	C 14-4, L 17-4	MDA-10Z	C 14-4, L 17-4
DAS1150	C 14-4, L 17-4	MOD-1005	C 14-4, L 17-4
DAS1151	C 14-4, L 17-4	MOD-1020	C 14-4, L 17-4
DAS1152	C 9-23	MOD-1205	C 3-443
DAS1153	C 9-23	OSC1754	C 14-4, L 17-4
DAS1155	C 14-4, L 17-4	OSC1758	C 5-17
DAS1156	C 14-4, L 17-4	RDC1721	C 14-4, L 17-4

*C = Data Conversion Products Databook, D = DSP Products Databook, L = Linear Products Databook.

●New product since publication of 1986 Data Acquisition Databook Update and Selection Guide.

Model	Page*	Model	Page*
RDC1740/1741/1742	C 5-19	2B55	L 11-81
RTM Series	C 14-4, L 17-4	2B56	C 14-4, L 17-4
SAC1763	C 14-4, L 17-4	2B57A-1	C 14-4, L 17-4
SBCD1752/53	C 14-4, L 17-4	2B58A	C 14-4, L 17-4
SBCD1756/57	C 14-4, L 17-4	2B59A	C 14-4, L 17-4
SCDX1623	C 14-4, L 17-4	2B Series	L 11-87
SCM1677	C 14-4, L 17-4	2S20	C 14-4, L 17-4
SDC1604	C 14-4, L 17-4	2S50	C 5-49
SDC1700/RDC1700	C 14-4, L 17-4	●2S54	C 5-51
SDC1702/RDC1702	C 14-4, L 17-4	●2S56	C 5-51
SDC1704/RDC1704	C 14-4, L 17-4	●2S80	C 5-59
SDC1711/RDC1711	C 14-4, L 17-4	●2S81	C 5-71
SDC1721	C 14-4, L 17-4	●2S82	C 5-83
SDC1725/RDC1725	C 14-4, L 17-4	3B Series	L 11-89
SDC1726/RDC1726	C 14-4, L 17-4	4B Series	L 11-93
SDC1740/1741/1742	C 5-19	●5B Series	L 11-95
SDC1768/RDC1768	C 14-4, L 17-4	●5S70	C 5-85
SHA-1A	C 14-4, L 17-4	●5S72	C 5-85
SHA-2A	C 14-4, L 17-4	40	C 14-4, L 17-4
SHA-4	C 14-4, L 17-4	43	C 14-4, L 17-4
SHA-5	C 14-4, L 17-4	44	C 14-4, L 17-4
SHA-1114	C 14-4, L 17-4	45	C 14-4, L 17-4
SHA-1134	C 14-4, L 17-4	46	C 14-4, L 17-4
SHA1144	C 14-4, L 17-4	48	C 14-4, L 17-4
SSCT1621	C 14-4, L 17-4	50	C 14-4, L 17-4
STM Series	C 14-4, L 17-4	51	C 14-4, L 17-4
TSL1612	C 14-4, L 17-4	52	C 14-4, L 17-4
●1B21	L 11-31	118	C 14-4, L 17-4
●1B22	L 11-35	141	C 14-4, L 17-4
●1B31	L 11-37	165	C 14-4, L 17-4
●1B32	L 11-45	171	C 14-4, L 17-4
●1B41	L 11-53	183	C 14-4, L 17-4
●1B51	L 11-55	230	C 14-4, L 17-4
1S14	C 5-25	232	C 14-4, L 17-4
1S20	C 5-33	233	C 14-4, L 17-4
1S24	C 5-25	234	C 14-4, L 17-4
1S40	C 5-33	235	C 14-4, L 17-4
1S44	C 5-25	260	C 14-4, L 17-4
1S60	C 5-33	261	C 14-4, L 17-4
1S61	C 5-33	272	C 14-4, L 17-4
1S64	C 5-25	273	C 14-4, L 17-4
1S74	C 5-41	275	C 14-4, L 17-4
2B20	L 11-59	276	C 14-4, L 17-4
2B22	L 11-63	277	C 14-4, L 17-4
2B23	L 11-67	284J	L 5-33
2B24	C 14-4, L 17-4	285	C 14-4, L 17-4
2B30	L 11-71	286J/281	L 5-39
2B31	L 11-71	288	C 14-4, L 17-4
2B34	C 14-4, L 17-4	289	L 5-45
2B35	C 11-1, L 14-1	290A/292A	L 5-51
2B50	L 11-77	310	C 14-4, L 17-4
2B52	C 14-4, L 17-4	311	C 14-4, L 17-4
2B53	C 14-4, L 17-4	424	C 14-4, L 17-4
2B54	L 11-81	426	C 14-4, L 17-4

*C=Data Conversion Products Databook, D=DSP Products Databook, L=Linear Products Databook.

●New product since publication of 1986 Data Acquisition Databook Update and Selection Guide.

Model	Page*	Model	Page*
428	C 14-4, L 17-4	923	C 11-1, L 14-1
429	C 14-4, L 17-4	925	C 11-1, L 14-1
432	C 14-4, L 17-4	926	C 14-4, L 17-4
433	C 14-4, L 17-4	927	C 11-1, L 14-1
434	C 14-4, L 17-4	928	C 11-1, L 14-1
435	C 14-4, L 17-4	940	C 11-2, L 14-2
436	C 14-4, L 17-4	941	C 11-2, L 14-2
440	C 14-4, L 17-4	943	C 11-2, L 14-2
442	C 14-4, L 17-4	944	C 14-4, L 17-4
450	C 14-4, L 17-4	945	C 11-2, L 14-2
451	C 4-53	946	C 14-4, L 17-4
452	C 14-4, L 17-4	947	C 14-4, L 17-4
453	C 4-53	949	C 11-2, L 14-2
454	C 14-4, L 17-4	951	C 11-2, L 14-2
456	C 14-4, L 17-4	952	C 11-1, L 14-1
458	C 14-4, L 17-4	953	C 11-2, L 14-2
460	C 14-4, L 17-4	955	C 11-1, L 14-1
606	C 14-4, L 17-4	958	C 11-2, L 14-2
610	C 14-4, L 17-4	959	C 14-4, L 17-4
752	C 14-4, L 17-4	960	C 11-2, L 14-2
755/759	L 7-11	962	C 11-2, L 14-2
756	C 14-4, L 17-4	964	C 11-2, L 14-2
757	L 7-15	965	C 11-2, L 14-2
902/902-2	C 11-1, L 14-1	966	C 11-2, L 14-2
903	C 14-4, L 17-4	967	C 11-2, L 14-2
904	C 11-1, L 14-1	968	C 14-4, L 17-4
905	C 11-1, L 14-1	970	C 11-1, L 14-1
906	C 14-4, L 17-4	972	C 11-1, L 14-1
915	C 14-4, L 17-4	973	C 11-1, L 14-1
920	C 11-1, L 14-1	974	C 11-1, L 14-1
921	C 11-1, L 14-1	975	C 11-1, L 14-1
922	C 11-1, L 14-1	976	C 11-1, L 14-1

*C = Data Conversion Products Databook, D = DSP Products Databook, L = Linear Products Databook.

•New product since publication of 1986 Data Acquisition Databook Update and Selection Guide.



WORLDWIDE HEADQUARTERS

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: (617) 329-4700, Twx: (710) 394-6577, Telex: 924491, Cable: ANALOG NORWOODMASS